Is Now Part of
To learn more about ON Semiconductor, please visit our website at
www.onsemi.com
Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers
will need to change in order to meet ON Semiconductor’s system requirements. Since the ON Semiconductor
product management systems do not have the ability to manage part nomenclature that utilizes an underscore
(_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain
device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated
device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please
email any questions regarding the system integration to Fairchild_questions@onsemi.com.
ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number
of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right
to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON
Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. “Typical” parameters which may be provided in ON
Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s
technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA
Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended
or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out
of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor
is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
FDS8870
N-Channel PowerTrench® MOSFET
tm
30V, 18A, 4.2mΩ
Features
General Description
rDS(on) = 4.2mΩ, VGS = 10V, ID = 18A
This N-Channel MOSFET has been designed specifically to
improve the overall efficiency of DC/DC converters using
either synchronous or conventional switching PWM
controllers. It has been optimized for low gate charge, low
rDS(on) and fast switching speed.
rDS(on) = 4.9mΩ, VGS = 4.5V, ID = 17A
High performance trench technology for extremely low
rDS(on)
Applications
Low gate charge
DC/DC converters
High power and current handling capability
RoHS Compliant
Branding Dash
5
1
2
3
4
5
4
6
3
7
2
8
1
SO-8
©2007 Fairchild Semiconductor Corporation
FDS8870 Rev. B
1
www.fairchildsemi.com
FDS8870 N-Channel PowerTrench® MOSFET
April 2007
Symbol
VDSS
Drain to Source Voltage
Parameter
Ratings
30
Units
V
VGS
Gate to Source Voltage
±20
V
18
A
Continuous (TA = 25 C, VGS = 4.5V, RθJA = 50 C/W)
17
A
Pulsed
134
A
Single Pulse Avalanche Energy (Note 1)
420
mJ
Power dissipation
2.5
W
Derate above 25oC
20
mW/oC
Drain Current
Continuous (TA = 25oC, VGS = 10V, RθJA = 50oC/W)
ID
o
EAS
PD
TJ, TSTG
o
Operating and Storage Temperature
o
-55 to 150
C
Thermal Characteristics
RθJC
Thermal Resistance, Junction to Case (Note 2)
25
oC/W
RθJA
Thermal Resistance, Junction to Ambient (Note 2a)
50
oC/W
RθJA
Thermal Resistance, Junction to Ambient (Note 2b)
125
o
C/W
Package Marking and Ordering Information
Device Marking
FDS8870
Device
FDS8870
Package
SO-8
Reel Size
330mm
Tape Width
12mm
Quantity
2500 units
Electrical Characteristics TJ = 25°C unless otherwise noted
Symbol
Parameter
Test Conditions
Min
Typ
Max
Units
30
-
-
-
V
-
1
-
-
250
-
-
±100
nA
V
Off Characteristics
BVDSS
Drain to Source Breakdown Voltage
IDSS
Zero Gate Voltage Drain Current
IGSS
Gate to Source Leakage Current
ID = 250µA, VGS = 0V
VDS = 24V
VGS = 0V
TJ = 150oC
VGS = ±20V
µA
On Characteristics
VGS(TH)
rDS(on)
Gate to Source Threshold Voltage
Drain to Source On Resistance
VGS = VDS, ID = 250µA
1.2
-
2.5
ID = 18A, VGS = 10V
-
3.5
4.2
ID = 17A, VGS = 4.5V
-
3.9
4.9
ID = 18A, VGS = 10V,
TJ = 150oC
-
5.5
7.2
-
4615
-
pF
-
900
-
pF
-
450
-
pF
0.5
2.0
3.5
Ω
-
85
112
nC
mΩ
Dynamic Characteristics
CISS
Input Capacitance
COSS
Output Capacitance
CRSS
Reverse Transfer Capacitance
RG
Gate Resistance
VGS = 0.5V, f = 1MHz
Qg(TOT)
Total Gate Charge at 10V
VGS = 0V to 10V
Qg(5)
Total Gate Charge at 5V
VGS = 0V to 5V
Qg(TH)
Threshold Gate Charge
VGS = 0V to 1V
Qgs
Gate to Source Gate Charge
Qgs2
Qgd
VDS = 15V, VGS = 0V,
f = 1MHz
VDD = 15V
ID = 18A
Ig = 1.0mA
-
45
62
nC
-
4.6
6.0
nC
-
11
-
nC
Gate Charge Threshold to Plateau
-
6.4
-
nC
Gate to Drain “Miller” Charge
-
15
-
nC
©2007 Fairchild Semiconductor Corporation
FDS8870 Rev. B
2
www.fairchildsemi.com
FDS8870 N-Channel PowerTrench® MOSFET
MOSFET Maximum Ratings TA = 25°C unless otherwise noted
tON
Turn-On Time
-
-
86
ns
td(ON)
Turn-On Delay Time
-
9
-
ns
tr
Rise Time
-
48
-
ns
td(OFF)
Turn-Off Delay Time
-
60
-
ns
tf
Fall Time
-
21
-
ns
tOFF
Turn-Off Time
-
-
122
ns
ISD = 18A
-
-
1.25
V
ISD = 2.1A
-
-
1.0
V
VDD = 15V, ID = 18A
VGS = 10V, RGS = 3.3Ω
Drain-Source Diode Characteristics
VSD
Source to Drain Diode Voltage
trr
Reverse Recovery Time
ISD = 18A, dISD/dt = 100A/µs
-
-
37
ns
QRR
Reverse Recovered Charge
ISD = 18A, dISD/dt = 100A/µs
-
-
22
nC
Notes:
1: Starting TJ = 25°C, L = 1mH, IAS = 29A, VDD = 30V, VGS = 10V.
2: RθJA is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the
drain pins. RθJC is guaranteed by design while RθJA is determined by the user’s board design.
a) 50°C/W when mounted on a 1in2 pad of 2 oz copper.
b) 125°C/W when mounted on a minimum pad.
©2007 Fairchild Semiconductor Corporation
FDS8870 Rev. B
3
www.fairchildsemi.com
FDS8870 N-Channel PowerTrench® MOSFET
Switching Characteristics (VGS = 10V)
20
1.0
ID, DRAIN CURRENT (A)
POWER DISSIPATION MULTIPLIER
1.2
0.8
0.6
0.4
15
5
0.2
RθJA=50oC/W
0
0
0
25
50
75
100
125
150
25
50
TA , AMBIENT TEMPERATURE (oC)
Figure 1. Normalized Power Dissipation vs
Ambient Temperature
2
1
NORMALIZED THERMAL
IMPEDANCE, ZθJA
VGS = 10V
VGS = 4.5V
10
0.1
0.01
75
100
125
TA , AMBIENT TEMPERATURE (oC)
150
Figure 2. Maximum Continuous Drain Current vs
Ambient Temperature
DUTY CYCLE-DESCENDING ORDER
D = 0.5
0.2
0.1
0.05
0.02
0.01
0.001
SINGLE PULSE
o
RθJA = 125 C/W
0.0001
-4
10
-3
-2
10
10
-1
0
10
10
1
10
2
3
10
10
t, RECTANGULAR PULSE DURATION (s)
Figure 3. Normalized Maximum Transient Thermal Impedance
3000
VGS = 10V
P(PK), PEAK TRANSIENT POWER (W)
1000
SINGLE PULSE
o
RθJA = 125 C/W
o
TA = 25 C
100
10
1
0.5
-4
10
-3
-2
10
10
-1
0
10
10
1
10
2
10
3
10
t, PULSE WIDTH (s)
Figure 4. Single Pulse Maximum Power Dissipation
©2007 Fairchild Semiconductor Corporation
FDS8870 Rev. B
4
www.fairchildsemi.com
FDS8870 N-Channel PowerTrench® MOSFET
Typical Characteristics TJ = 25°C unless otherwise noted
50
If R = 0
tAV = (L)(IAS)/(1.3*RATED BVDSS - VDD)
If R ≠ 0
tAV = (L/R)ln[(IAS*R)/(1.3*RATED BVDSS - VDD) +1]
STARTING TJ = 25oC
10
PULSE DURATION = 80µs
DUTY CYCLE = 0.5%MAX
40
ID, DRAIN CURRENT (A)
IAS, AVALANCHE CURRENT (A)
100
STARTING TJ = 150oC
VDS = 5V
30
20
TJ = 25oC
TJ = 150oC
10
TJ = -55oC
0
1.5
1
0.1
1
10
tAV, TIME IN AVALANCHE (ms)
100
Figure 5. Unclamped Inductive Switching
Capability
50
rDS(on), DRAIN TO SOURCE
ON RESISTANCE (mW)
ID, DRAIN CURRENT (A)
30
VGS = 3V
20
VGS = 2.5V
TA = 25oC
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
0
0
0.1
0.2
0.3
0.4
12
10
8
6
4
0.5
2
VDS , DRAIN TO SOURCE VOLTAGE (V)
6
8
10
Figure 8. Drain to Source On Resistance vs Gate
Voltage and Drain Current
1.2
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
VGS = VDS, ID = 250µA
1.4
NORMALIZED GATE
THRESHOLD VOLTAGE
NORMALIZED DRAIN TO SOURCE
ON RESISTANCE
4
VGS, GATE TO SOURCE VOLTAGE (V)
Figure 7. Saturation Characteristics
1.6
3.5
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
ID = 15A
VGS = 4V
10
3.0
14
VGS = 5V
40
2.5
Figure 6. Transfer Characteristics
NOTE: Refer to Fairchild Application Notes AN7514 and AN7515
VGS = 10V
2.0
VGS, GATE TO SOURCE VOLTAGE (V)
1.2
1.0
1.0
0.8
0.8
VGS = 10V, ID = 15A
0.6
0.6
-80
-40
0
40
80
120
160
-80
TJ, JUNCTION TEMPERATURE (oC)
0
40
80
120
160
TJ, JUNCTION TEMPERATURE (oC)
Figure 9. Normalized Drain to Source On
Resistance vs Junction Temperature
©2007 Fairchild Semiconductor Corporation
FDS8870 Rev. B
-40
Figure 10. Normalized Gate Threshold Voltage vs
Junction Temperature
5
www.fairchildsemi.com
FDS8870 N-Channel PowerTrench® MOSFET
Typical Characteristics TJ = 25°C unless otherwise noted
5000
1.10
CISS = CGS + CGD
COSS ≅ CDS + CGD
1.05
C, CAPACITANCE (pF)
NORMALIZED DRAIN TO SOURCE
BREAKDOWN VOLTAGE
ID = 250µA
1.00
0.95
1000
CRSS = CGD
VGS = 0V, f = 1MHz
0.90
-80
-40
0
40
80
120
100
0.1
160
TJ , JUNCTION TEMPERATURE (oC)
Figure 11. Normalized Drain to Source
Breakdown Voltage vs Junction Temperature
Figure 12. Capacitance vs Drain to Source
Voltage
300
VDD = 15V
8
ID, DRAIN CURRENT (A)
VGS , GATE TO SOURCE VOLTAGE (V)
10
6
4
WAVEFORMS IN
DESCENDING ORDER:
ID = 15A
ID = 1A
2
10
20
30
40
50
100us
10
1ms
10ms
1
0.1
THIS AREA IS
LIMITED BY rDS(on)
100ms
SINGLE PULSE
TJ = MAX RATED
1s
10s
DC
RθJA = 125oC/W
TA = 25oC
0.1
1
10
100
VDS, DRAIN to SOURCE VOLTAGE (V)
Qg, GATE CHARGE (nC)
Figure 13. Gate Charge Waveforms for Constant
Gate Currents
©2007 Fairchild Semiconductor Corporation
FDS8870 Rev. B
100
0.01
0.01
0
0
30
1
10
VDS , DRAIN TO SOURCE VOLTAGE (V)
Figure 14. Forward Bias Safe Operating Area
6
www.fairchildsemi.com
FDS8870 N-Channel PowerTrench® MOSFET
Typical Characteristics TJ = 25°C unless otherwise noted
BVDSS
VDS
tP
VDS
L
IAS
VARY tP TO OBTAIN
REQUIRED PEAK IAS
VDD
+
RG
VDD
-
VGS
DUT
tP
0V
IAS
0
0.01Ω
tAV
Figure 15. Unclamped Energy Test Circuit
Figure 16. Unclamped Energy Waveforms
VDS
VDD
Qg(TOT)
VDS
Λ
VGS
VGS = 10V
Qg(5)
VGS
+
−
Qgs2
VDD
DUT
VGS = 5V
VGS = 1V
Ig(REF)
0
Qg(TH)
Qgs
Qgd
Ig(REF)
0
Figure 17. Gate Charge Test Circuit
Figure 18. Gate Charge Waveforms
VDS
tON
tOFF
td(ON)
td(OFF)
RL
tf
tr
VDS
90%
90%
+
VGS
VDD
10%
10%
0
DUT
90%
RGS
VGS
VGS
0
Figure 19. Switching Time Test Circuit
©2007 Fairchild Semiconductor Corporation
FDS8870 Rev. B
50%
10%
50%
PULSE WIDTH
Figure 20. Switching Time Waveforms
7
www.fairchildsemi.com
FDS8870 N-Channel PowerTrench® MOSFET
Test Circuits and Waveforms
The maximum rated junction temperature, TJM, and the
thermal resistance of the heat dissipating path determines
the maximum allowable device power dissipation, PDM, in an
application.
Therefore the application’s ambient
temperature, TA (oC), and thermal resistance RθJA (oC/W)
must be reviewed to ensure that TJM is never exceeded.
Equation 1 mathematically represents the relationship and
serves as the basis for establishing the rating of the part.
(T
–T )
JM
A
P
= ------------------------------DM
RθJA
thermal impedance curve.
Thermal resistances corresponding to other copper areas
can be obtained from Figure 21 or by calculation using
Equation 2. The area, in square inches is the top copper
area including the gate and source pads.
26
0.23 + Area
R θJA = 64 + -------------------------------
(EQ. 1)
(EQ. 2)
The transient thermal impedance (ZθJA) is also effected by
varied top copper board area. Figure 22 shows the effect of
copper pad area on single pulse transient thermal impedance. Each trace represents a copper pad area in square
inches corresponding to the descending list in the graph.
Spice and SABER thermal models are provided for each of
the listed pad areas.
In using surface mount devices such as the SO8 package,
the environment in which it is applied will have a significant
influence on the part’s current and maximum power
dissipation ratings. Precise determination of PDM is complex
and influenced by many factors:
Copper pad area has no perceivable effect on transient
thermal impedance for pulse widths less than 100ms. For
pulse widths less than 100ms the transient thermal
impedance is determined by the die and package.
Therefore, CTHERM1 through CTHERM5 and RTHERM1
through RTHERM5 remain constant for each of the thermal
models. A listing of the model component values is available
in Table 1.
1. Mounting pad area onto which the device is attached and
whether there is copper on one side or both sides of the
board.
2. The number of copper layers and the thickness of the
board.
3. The use of external heat sinks.
4. The use of thermal vias.
200
5. Air flow and board orientation.
RθJA = 64 + 26/(0.23+Area)
RθJA (oC/W)
6. For non steady state applications, the pulse width, the
duty cycle and the transient thermal response of the part,
the board and the environment they are in.
Fairchild provides thermal information to assist the designer’s preliminary application evaluation. Figure 21 defines the
RθJA for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4
board with 1oz copper after 1000 seconds of steady state
power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be
evaluated using the Fairchild device Spice thermal model or
manually utilizing the normalized maximum transient
ZθJA, THERMAL
IMPEDANCE (oC/W)
150
120
90
150
100
50
0.001
0.01
0.1
1
AREA, TOP COPPER AREA (in2)
10
Figure 21. Thermal Resistance vs Mounting
Pad Area
COPPER BOARD AREA - DESCENDING ORDER
0.04 in2
0.28 in2
0.52 in2
0.76 in2
1.00 in2
60
30
0
10-1
100
101
t, RECTANGULAR PULSE DURATION (s)
102
103
Figure 22. Thermal Impedance vs Mounting Pad Area
©2007 Fairchild Semiconductor Corporation
FDS8870 Rev. B
8
www.fairchildsemi.com
FDS8870 N-Channel PowerTrench® MOSFET
Thermal Resistance vs. Mounting Pad Area
rev March 2004
Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD
DRAIN
2
5
10
Ebreak 11 7 17 18 33.62
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1
5
51
+
LGATE
GATE
1
RLgate 1 9 10
RLdrain 2 5 10
RLsource 3 7 0.7
11
+
17
EBREAK 18
-
50
RDRAIN
6
8
EVTHRES
+ 19 8
EVTEMP
RGATE + 18 22
9
20
21
16
DBODY
MWEAK
6
MMED
MSTRO
RLGATE
LSOURCE
CIN
8
7
RSOURCE
Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD
Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 3.05e-3
Rgate 9 20 2
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 9e-4
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD
DBREAK
ESLC
ESG
RLDRAIN
RSLC1
51
RSLC2
It 8 17 1
Lgate 1 9 1e-9
Ldrain 2 5 1.0e-9
Lsource 3 7 7e-11
LDRAIN
DPLCAP
+
.SUBCKT FDS8870 2 1 3 ;
Ca 12 8 2.8e-9
Cb 15 14 2.8e-9
Cin 6 8 4.3e-9
12
S1A
S2A
S1B
CA
RLSOURCE
RBREAK
15
14
13
13
8
17
18
RVTEMP
S2B
13
CB
6
8
VBAT
5
8
EDS
-
19
IT
14
+
+
EGS
SOURCE
3
-
+
8
22
RVTHRES
Vbat 22 19 DC 1
ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*500),10))}
.MODEL DbodyMOD D (IS=1E-11 IKF=17 N=1.01 RS=2.8e-3 TRS1=2e-3 TRS2=2e-7
+ CJO=1.95e-9 M=0.55 TT=9e-11 XTI=2.6)
.MODEL DbreakMOD D (RS=8e-2 TRS1=1e-3 TRS2=-8.9e-6)
.MODEL DplcapMOD D (CJO=1.42e-9 IS=1e-30 N=10 M=0.38)
.MODEL MmedMOD NMOS (VTO=1.85 KP=15 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=2)
.MODEL MstroMOD NMOS (VTO=2.2 KP=650 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=1.48 KP=0.05 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=20 RS=0.1)
.MODEL RbreakMOD RES (TC1=8.3e-4 TC2=-9e-7)
.MODEL RdrainMOD RES (TC1=1.8e-3 TC2=5e-6)
.MODEL RSLCMOD RES (TC1=1e-4 TC2=1e-6)
.MODEL RsourceMOD RES (TC1=8e-3 TC2=1e-6)
.MODEL RvthresMOD RES (TC1=-1.8e-3 TC2=-9e-6)
.MODEL RvtempMOD RES (TC1=-2.5e-3 TC2=2e-7)
.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-5 VOFF=-3)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3 VOFF=-5)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2 VOFF=-0.5)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.5 VOFF=-2)
.ENDS
Note: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global
Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank
Wheatley.
©2007 Fairchild Semiconductor Corporation
FDS8870 Rev. B
9
www.fairchildsemi.com
FDS8870 N-Channel PowerTrench® MOSFET
PSPICE Electrical Model
REV March 2004
template FDS8870 n2,n1,n3
electrical n2,n1,n3
{
var i iscl
dp..model dbodymod = (isl=1e-11,ikf=17,nl=1.01,rs=2.8e-3,trs1=2e-3,trs2=2e-7,cjo=1.95e-9,m=0.55,tt=9e-11,xti=2.6)
dp..model dbreakmod = (rs=8e-2,trs1=1e-3,trs2=-8.9e-6)
dp..model dplcapmod = (cjo=1.42e-9,isl=10e-30,nl=10,m=0.38)
m..model mmedmod = (type=_n,vto=1.85,kp=15,is=1e-30, tox=1)
m..model mstrongmod = (type=_n,vto=2.2,kp=650,is=1e-30, tox=1)
m..model mweakmod = (type=_n,vto=1.48,kp=0.05,is=1e-30, tox=1,rs=0.1)
sw_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-5,voff=-3)
LDRAIN
DPLCAP 5
sw_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-3,voff=-5)
sw_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-2,voff=-0.5)
10
sw_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=-0.5,voff=-2)
RLDRAIN
RSLC1
c.ca n12 n8 = 2.8e-9
51
c.cb n15 n14 = 2.8e-9
RSLC2
c.cin n6 n8 = 4.3e-9
ISCL
dp.dbody n7 n5 = model=dbodymod
dp.dbreak n5 n11 = model=dbreakmod
dp.dplcap n10 n5 = model=dplcapmod
RDRAIN
6
8
ESG
EVTHRES
+ 19 8
+
spe.ebreak n11 n7 n17 n18 = 33.62
spe.eds n14 n8 n5 n8 = 1
GATE
1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evthres n6 n21 n19 n8 = 1
spe.evtemp n20 n6 n18 n22 = 1
LGATE
EVTEMP
RGATE + 18 22
9
20
21
11
MWEAK
EBREAK
+
17
18
-
MMED
MSTRO
CIN
DBODY
16
6
RLGATE
8
LSOURCE
7
RSOURCE
i.it n8 n17 = 1
l.lgate n1 n9 = 1e-9
l.ldrain n2 n5 = 1.0e-9
l.lsource n3 n7 = 7e-11
res.rlgate n1 n9 = 10
res.rldrain n2 n5 = 10
res.rlsource n3 n7 = 0.7
DBREAK
50
-
12
S1A
S2A
13
8
14
13
S1B
CA
15
17
RLSOURCE
18
RVTEMP
CB
6
8
-
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u
19
IT
14
+
+
EGS
SOURCE
3
RBREAK
S2B
13
DRAIN
2
VBAT
5
8
EDS
-
+
8
22
RVTHRES
res.rbreak n17 n18 = 1, tc1=8.3e-4,tc2=-9e-7
res.rdrain n50 n16 = 3.05e-3, tc1=1.8e-3,tc2=5e-6
res.rgate n9 n20 = 2
res.rslc1 n5 n51 = 1e-6, tc1=1e-4,tc2=1e-6
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 9e-4, tc1=8e-3,tc2=1e-6
res.rvthres n22 n8 = 1, tc1=-1.8e-3,tc2=-9e-6
res.rvtemp n18 n19 = 1, tc1=-2.5e-3,tc2=2e-7
sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod
v.vbat n22 n19 = dc=1
equations {
i (n51->n50) +=iscl
iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/500))** 10))
}
}
©2007 Fairchild Semiconductor Corporation
FDS8870 Rev. B
10
www.fairchildsemi.com
FDS8870 N-Channel PowerTrench® MOSFET
SABER Electrical Model
JUNCTION
th
REV March 2004
FDS8870T
Copper Area =1.0 in2
CTHERM1 TH 8 2.0e-3
CTHERM2 8 7 5.0e-3
CTHERM3 7 6 1.0e-2
CTHERM4 6 5 4.0e-2
CTHERM5 5 4 9.0e-2
CTHERM6 4 3 2e-1
CTHERM7 3 2 1
CTHERM8 2 TL 3
RTHERM1
CTHERM1
8
RTHERM2
RTHERM1 TH 8 1e-1
RTHERM2 8 7 5e-1
RTHERM3 7 6 1
RTHERM4 6 5 5
RTHERM5 5 4 8
RTHERM6 4 3 12
RTHERM7 3 2 18
RTHERM8 2 TL 25
RTHERM3
SABER Thermal Model
RTHERM4
CTHERM2
7
CTHERM3
6
2
Copper Area = 1.0 in
template thermal_model th tl
thermal_c th, tl
{
ctherm.ctherm1 th 8 =2.0e-3
ctherm.ctherm2 8 7 =5.0e-3
ctherm.ctherm3 7 6 =1.0e-2
ctherm.ctherm4 6 5 =4.0e-2
ctherm.ctherm5 5 4 =9.0e-2
ctherm.ctherm6 4 3 =2e-1
ctherm.ctherm7 3 2 1
ctherm.ctherm8 2 tl 3
CTHERM4
5
RTHERM5
CTHERM5
4
RTHERM6
CTHERM6
3
rtherm.rtherm1 th 8 =1e-1
rtherm.rtherm2 8 7 =5e-1
rtherm.rtherm3 7 6 =1
rtherm.rtherm4 6 5 =5
rtherm.rtherm5 5 4 =8
rtherm.rtherm6 4 3 =12
rtherm.rtherm7 3 2 =18
rtherm.rtherm8 2 tl =25
}
RTHERM7
CTHERM7
2
CTHERM8
RTHERM8
tl
CASE
TABLE 1. THERMAL MODELS
0.04 in2
0.28 in2
0.52 in2
0.76 in2
1.0 in2
CTHERM6
1.2e-1
1.5e-1
2.0e-1
2.0e-1
2.0e-1
CTHERM7
0.5
1.0
1.0
1.0
1.0
CTHERM8
1.3
2.8
3.0
3.0
3.0
RTHERM6
26
20
15
13
12
RTHERM7
39
24
21
19
18
RTHERM8
55
38.7
31.3
29.7
25
COMPONANT
©2007 Fairchild Semiconductor Corporation
FDS8870 Rev. B
11
www.fairchildsemi.com
FDS8870 N-Channel PowerTrench® MOSFET
SPICE Thermal Model
TRADEMARKS
The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not
intended to be an exhaustive list of all such trademarks.
ACEx®
Across the board. Around the world™
ActiveArray™
Bottomless™
Build it Now™
CoolFET™
CROSSVOLT™
CTL™
Current Transfer Logic™
DOME™
E2CMOS™
EcoSPARK®
EnSigna™
FACT Quiet Series™
FACT®
FAST®
FASTr™
FPS™
FRFET®
GlobalOptoisolator™
GTO™
HiSeC™
i-Lo™
ImpliedDisconnect™
IntelliMAX™
ISOPLANAR™
MICROCOUPLER™
MicroPak™
MICROWIRE™
Motion-SPM™
MSX™
MSXPro™
OCX™
OCXPro™
OPTOLOGIC®
OPTOPLANAR®
PACMAN™
PDP-SPM™
POP™
Power220®
Power247®
PowerEdge™
PowerSaver™
Power-SPM™
PowerTrench®
Programmable Active Droop™
QFET®
QS™
QT Optoelectronics™
Quiet Series™
RapidConfigure™
RapidConnect™
ScalarPump™
SMART START™
SPM®
STEALTH™
SuperFET™
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
SyncFET™
TCM™
The Power Franchise®
™
TinyBoost™
TinyBuck™
TinyLogic®
TINYOPTO™
TinyPower™
TinyWire™
TruTranslation™
µSerDes™
UHC®
UniFET™
VCX™
Wire™
tm
DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO
IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE
OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE
RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD’S WORLDWIDE TERMS AND CONDITIONS,
SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT
THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.
As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the body or (b)
support or sustain life, and (c) whose failure to perform when
properly used in accordance with instructions for use provided in
the labeling, can be reasonably expected to result in a significant
injury of the user.
2. A critical component in any component of a life support,
device, or system whose failure to perform can be reasonably
expected to cause the failure of the life support device or
system, or to affect its safety or effectiveness.
PRODUCT STATUS DEFINITIONS
Definition of Terms
Datasheet Identification
Product Status
Advance Information
Formative or In Design
This datasheet contains the design specifications for product
development. Specifications may change in any manner
without notice.
Preliminary
First Production
This datasheet contains preliminary data; supplementary data will
be published at a later date. Fairchild Semiconductor reserves the
right to make changes at any time without notice to improve
design.
No Identification Needed
Full Production
This datasheet contains final specifications. Fairchild
Semiconductor reserves the right to make changes at any time
without notice to improve design.
Obsolete
Not In Production
This datasheet contains specifications on a product that has been
discontinued by Fairchild Semiconductor.The datasheet is printed
for reference information only.
Definition
Rev. I26
©2007 Fairchild Semiconductor Corporation
FDS8870 Rev. B
12
www.fairchildsemi.com
FDS8870 N-Channel PowerTrench® MOSFET
tm
ON Semiconductor and
are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.
ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor’s product/patent
coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein.
ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards,
regardless of any support or applications information provided by ON Semiconductor. “Typical” parameters which may be provided in ON Semiconductor data sheets and/or
specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer
application by customer’s technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not
designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification
in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized
application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and
expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such
claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This
literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
© Semiconductor Components Industries, LLC
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5817−1050
www.onsemi.com
1
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local
Sales Representative
www.onsemi.com
工商网监
湘ICP备2023018690号
