Is Now Part of
To learn more about ON Semiconductor, please visit our website at
www.onsemi.com
Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers
will need to change in order to meet ON Semiconductor’s system requirements. Since the ON Semiconductor
product management systems do not have the ability to manage part nomenclature that utilizes an underscore
(_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain
device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated
device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please
email any questions regarding the system integration to Fairchild_questions@onsemi.com.
ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number
of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right
to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON
Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. “Typical” parameters which may be provided in ON
Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s
technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA
Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended
or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out
of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor
is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
FXL6408
Fully Configurable 8-Bit I2C-Controlled GPIO Expander
Features
Description
4X Expansion of Connected Processor I/O Ports
Selectable Device Address
The FXL6408 is an 8-bit I2C-controlled GPIO expander.
When configured in Input Mode, the FXL6408 monitors
the input ports for data transitions and signals the
baseband by asserting the /INT pin. The input default
values can be programmed independently, allowing
customized input detection. All inputs can be configured
with pull-up or pull-down resistors to pre-bias the inputs
in open-drain or non-driven applications. When
configured in Output Mode, the GPIO pins are capable
2
of delivering 6 mA output drive according to the I C
register set. The FXL6408 is designed to allow voltage
translation from levels as low as 1.65 V and up to 4.0 V.
The FXL6408 features an active LOW RESET input as
well as Power-On Reset (POR) circuit and I2C software
reset options.
Fully Integrated I2C Slave
8 Independently Configurable I/O Ports
Low-Power Quiescent Current: 1.5 µA
Voltage Translation Capable from 1.65 V I2C Port
Up to 4.0 V GPIO Pins
6 mA Output Drive
Interrupt Pin to Alert Processor of Status Changes
Figure 1.
Block Diagram
Ordering Information
Part Number
Top Mark
Operating
Temperature Range
Package
Packing
Method
FXL6408UMX
XT
-40 to 85°C
16-Lead, UMLP, Quad, Ultrathin MLP,
1.8 X 2.6 mm Body
5000 Units on
Tape and Reel
© 2010 Fairchild Semiconductor Corporation
FXL6408 • Rev. 1.0.0
www.fairchildsemi.com
FXL6408 — Fully Configurable 8-Bit I2C-Controlled GPIO Expander
October 2012
Figure 2.
Bottom View
Figure 3.
Top Through View
Pin Descriptions
Pin #
Pin Name
Description
1
/INT
Interrupt output, open-drain, active LOW; requires an external pull-up resistor to VCC
2
VDDIO
Voltage reference for I/O-side voltage translation (if I/O translation is not needed, tie
VDDIO to the VCC supply)
3
GPIO7
General-purpose programmable I/O
4
GPIO6
General-purpose programmable I/O
5
GPIO5
General-purpose programmable I/O
6
GPIO4
General-purpose programmable I/O
7
GPIO3
General-purpose programmable I/O
8
GPIO2
General-purpose programmable I/O
9
ADDR
Address input, GND or VCC
10
/RST
Reset input, active LOW, requires a pull-up resistor to VCC
11
GPIO1
General-purpose programmable I/O
12
GPIO0
General-purpose programmable I/O
13
SCL
I2C serial bus; requires a pull-up resistor to VCC
14
SDA
I2C serial data; requires a pull-up resistor to VCC
15
VCC
Supply voltage
16
GND
Ground
© 2010 Fairchild Semiconductor Corporation
FXL6408 • Rev. 1.0.0
www.fairchildsemi.com
2
FXL6408 — Fully Configurable 8-Bit I2C-Controlled GPIO Expander
Pin Configurations
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be
operable above the recommended operating conditions and stressing the parts to these levels is not recommended.
In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability.
The absolute maximum ratings are stress ratings only.
Symbol
Parameter
Condition
Min.
Max.
Unit
-0.5
4.6
V
VCC, VDDIO
Supply Voltages
VIN
DC Input Voltage
-0.5
4.0
V
VOUT
Output Voltage(1)
-0.5
4.0
V
-50
mA
IIK
DC Input Diode Current
VIN < 0 V
IOK
DC Output Diode Current
VOUT < 0 V
-50
mA
IOL
DC Output Sink Current
+50
mA
ICC
DC VCC or Ground Current per Supply Pin
100
mA
+150
C
TSTG
Storage Temperature Range
-65
TJ
Junction Temperature under Bias
+150
C
TL
Junction Lead Temperature, Soldering 10 Seconds
+260
C
ΘJA
Thermal Resistance, Junction-to-Ambient
115
°C/W
ESD
Electrostatic Discharge
Capability
Human Body Model, JESD22-A114
4
Charged Device Model, JESD22-C101
2
kV
Note:
1. All output current absolute maximum ratings must be observed.
Recommended Operating Conditions
The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended
operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not
recommend exceeding them or designing to Absolute Maximum Ratings.
Symbol
VCC
VDDIO
VIN
VOUT
Parameter
Condition
Min.
Max.
Unit
Supply Voltage Operating
1.65
3.60
V
I/O Side Reference Voltage
1.65
4.00
V
Input Voltage on I/O pins
0
4.0
V
Output Voltage
0
VDDIO
V
-40
+85
°C
VDDIO at 1.8 V, 2.5 V ±0.2 V
0
200
VDDIO at 3.6 V ± 0.3 V
0
100
TA
Operating Temperature
tr, tf
Input Rise and Fall Times to I/O Pins
when Configured as Inputs
© 2010 Fairchild Semiconductor Corporation
FXL6408 • Rev. 1.0.0
ns/V
www.fairchildsemi.com
3
FXL6408 — Fully Configurable 8-Bit I2C-Controlled GPIO Expander
Absolute Maximum Ratings
Symbol
Parameter
Condition
TA=-40 to
85°C
TA=25°C
VCC (V)
Min. Typ. Max.
Min.
Unit
Max.
RST, ADDR, SDA, SCL, /INT Pins
VPOR
IIN
IOFF
ICC
1.25
1.25
V
0 to 3.6
±1
±10
µA
VIN or VOUT=3.6 V
0
1
10
µA
1.2
1.5
VIN=VCC or GND
1.8 to 3.6
Power-On Reset Voltage
VDDIO=0 to 4.0 V
Input Leakage Current
0 VIN VCC
Power-Off Leakage
Current
Standby Mode
(SCL in Static Condition)
Active Mode(2) (SCL
Active)
300
GPIO Pins
VIH
VIL
1.65 to 1.95
0.65
VDDIO
0.65
VDDIO
2.30 to 4.00
0.70
VDDIO
0.70
VDDIO
1.65 to 1.95
-0.3
0.35
VDDIO
-0.3
0.35
VDDIO
2.30 to 4.0
-0.3
0.30
VDDIO
-0.3
0.30
VDDIO
1.8
VDDIO
- 0.2
VDDIO
- 0.2
3.6
VDDIO
- 0.2
VDDIO
- 0.2
4.0
VDDIO
- 0.2
VDDIO
- 0.2
1.8
VDDIO
- 0.45
VDDIO
- 0.45
3.6
VDDIO
- 0.45
VDDIO
- 0.45
HIGH Level Input Voltage
LOW Level Input Voltage
HIGH Level Output
Voltage
IOH=6 mA
VOL
LOW Level Output Voltage
VIN=VIL,
IOL= -100 µA
IOL=-6 mA
RPULL
300
VDDIO (V)
VIN=VIH,
IOH=100 µA
VOH
µA
V
V
1.8
0.2
0.2
3.6
0.2
0.2
4.0
0.2
0.2
1.8
0.45
0.45
3.6
0.5
0.5
Pull-Up or Pull-Down
Resistors
V
100
V
kΩ
IOL
Output Low Current
1.8 to 4.0
6.0
6.0
IOH
Output High Current
1.8 to 4.0
-6.0
-6.0
IIN
Input Low Current(3)
0 ≤ VIN ≤ VDDIO
IOFF
Power-Off Leakage
Current
VIN=4.0 V
mA
1.8 to 4.0
±50
±50
µA
0
1
10
µA
Notes:
2. Includes all internal circuitry consumption from the VCC supply. Does not include the I/O buffers, which are
supplied by VDDIO and are load dependent.
3. IIL and IIH specifications only apply when the outputs are configured with pull-down or pull-up resistors,
respectively. Specifications values assume VIN 2 V
0.05 VCC
VCC < 2 V
0.1 VCC
VCC > 2 V
0
Input Current of Each I/O Pin, Input Voltage 0.26 V to 2.34 V
CI
Capacitance for Each I/O Pin
V
0.4
VCC < 2 V
II
V
-10
V
0.2 VCC
V
10
µA
10
pF
AC Electrical Characteristics (I2C Controller SDA, SCL)
All typical value are for VCC=1.8 V at TA=25°C unless otherwise specified.
Symbol
fSCL
tHD;STA
Fast Mode (400 kHz)
Parameter
SCL Clock Frequency
Hold Time (Repeated) START Condition
Min.
Max.
Unit
0
400
kHz
0.6
µs
(4)
tLOW
LOW Period of SCL Clock
tHIGH
HIGH Period of SCL Clock
1.3
0.6
µs
µs
tSU;STA
Set Up Time for Repeated START Condition
0.6
µs
tHD;DAT
Data Hold Time (See Figure 7)
tSU;DAT
Data Set Up Time (See Figure 7)
0
tPS
Set Up Time Required by SDA Input Buffer (When Receiving Data)
tPH
Out Delay Required by SDA Output Buffer (When Transmitting Data)
0.9
ns
0
ns
300
ns
(6,7)
300
ns
300
ns
tr
Rise Time of SDA and SCL Signals
20+0.1Cb
tf
Fall Time of SDA and SCL Signals
20+0.1Cb(6,7)
tSU;STOP
µs
100(5)
Set Up Time for STOP Condition
0.6
tBUF
Bus Free Time between a STOP and START Conditions
1.3
tSP
Pulse Width of Spikes that Must Be Suppressed by the Input Filter
0
µs
µs
50
ns
Notes:
4. The FXL6408 can accept clock signals with LOW as low as 1.1 µs, provided that the received SDA signal
tHD;DAT+ tr/f