M74VHC1GT00DFT1G

M74VHC1GT00DFT1G

  • 厂商:

    ONSEMI(安森美)

  • 封装:

  • 描述:

    M74VHC1GT00DFT1G - Single 2−Input NAND Gate/CMOS Logic Level Shifter LSTTL−Compatible In...

  • 详情介绍
  • 数据手册
  • 价格&库存
M74VHC1GT00DFT1G 数据手册
MC74VHC1GT00 Single 2−Input NAND Gate/ CMOS Logic Level Shifter LSTTL−Compatible Inputs The MC74VHC1GT00 is a single gate 2−input NAND fabricated with silicon gate CMOS technology. The internal circuit is composed of multiple stages, including a buffer output which provides high noise immunity and stable output. The device input is compatible with TTL−type input thresholds and the output has a full 5 V CMOS level output swing. The input protection circuitry on this device allows overvoltage tolerance on the input, allowing the device to be used as a logic−level translator from 3 V CMOS logic to 5 V CMOS Logic or from 1.8 V CMOS logic to 3 V CMOS Logic while operating at the high voltage power supply. The MC74VHC1GT00 input structure provides protection when voltages up to 7 V are applied, regardless of the supply voltage. This allows the MC74VHC1GT00 to be used to interface 5 V circuits to 3 V circuits. The output structures also provide protection when VCC = 0 V. These input and output structures help prevent device destruction caused by supply voltage − input/output voltage mismatch, battery backup, hot insertion, etc. Features http://onsemi.com MARKING DIAGRAMS 5 1 SC−88A/SC70−5/SOT−353 DF SUFFIX CASE 419A 5 VH M G G M 1 5 5 1 TSOP−5/SOT23−5/SC59−5 DT SUFFIX CASE 483 1 VH M G G • • • • • • • • • High Speed: tPD = 3.1 ns (Typ) at VCC = 5 V Low Power Dissipation: ICC = 1 mA (Max) at TA = 25°C TTL−Compatible Inputs: VIL = 0.8 V; VIH = 2 V CMOS−Compatible Outputs: VOH > 0.8 VCC; VOL < 0.1 VCC @Load Power Down Protection Provided on Inputs and Outputs Balanced Propagation Delays Pin and Function Compatible with Other Standard Logic Families Chip Complexity: FETs = 64 Pb−Free Packages are Available VH = Device Code M = Date Code* G = Pb−Free Package (Note: Microdot may be in either location) *Date Code orientation and/or position may vary depending upon manufacturing location. PIN ASSIGNMENT 1 2 3 4 5 IN B IN A GND OUT Y VCC IN B IN A GND 1 2 3 5 VCC FUNCTION TABLE Inputs 4 OUT Y A L L H H OUT Y B L H L H Output Y H H H L Figure 1. Pinout IN A IN B & Figure 2. Logic Symbol ORDERING INFORMATION See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet. © Semiconductor Components Industries, LLC, 2007 1 February, 2007 − Rev. 11 Publication Order Number: MC74VHC1GT00/D MC74VHC1GT00 MAXIMUM RATINGS Symbol VCC VIN VOUT IIK IOK IOUT ICC TSTG TL TJ qJA PD MSL FR VESD DC Supply Voltage DC Input Voltage DC Output Voltage Input Diode Current Output Diode Current DC Output Current, per Pin DC Supply Current, VCC and GND Storage Temperature Range Lead Temperature, 1 mm from Case for 10 Seconds Junction Temperature Under Bias Thermal Resistance Power Dissipation in Still Air at 85_C Moisture Sensitivity Flammability Rating ESD Withstand Voltage Oxygen Index: 28 to 34 Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4) Above VCC and Below GND at 125_C (Note 5) SC70−5/SC−88A/SOT−353 (Note 1) SOT23−5/TSOP−5/SC59−5 SC70−5/SC−88A/SOT−353 SOT23−5/TSOP−5/SC59−5 VOUT < GND; VOUT > VCC VCC = 0 High or Low State Characteristics Value −0.5 to +7.0 −0.5 to +7.0 −0.5 to 7.0 −0.5 to VCC + 0.5 −20 +20 +25 +50 *65 to )150 260 )150 350 230 150 200 Level 1 UL 94 V−0 @ 0.125 in u2000 u200 N/A $500 V Unit V V V mA mA mA mA _C _C _C _C/W mW ILATCHUP Latchup Performance mA Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. Measured with minimum pad spacing on an FR4 board, using 10 mm−by−1 inch, 2−ounce copper trace with no air flow. 2. Tested to EIA/JESD22−A114−A. 3. Tested to EIA/JESD22−A115−A. 4. Tested to JESD22−C101−A. 5. Tested to EIA/JESD78. RECOMMENDED OPERATING CONDITIONS Symbol VCC VIN VOUT TA tr , tf DC Supply Voltage DC Input Voltage DC Output Voltage Operating Temperature Range Input Rise and Fall Time VCC = 3.3 V ± 0.3 V VCC = 5.0 V ± 0.5 V VCC = 0 High or Low State Characteristics Min 3.0 0.0 0.0 0.0 −55 0 0 Max 5.5 5.5 5.5 VCC +125 100 20 Unit V V V °C ns/V Device Junction Temperature versus Time to 0.1% Bond Failures NORMALIZED FAILURE RATE Junction Temperature °C 80 90 100 110 120 130 140 Time, Hours 1,032,200 419,300 178,700 79,600 37,000 17,800 8,900 Time, Years 117.8 47.9 20.4 9.4 4.2 2.0 1.0 FAILURE RATE OF PLASTIC = CERAMIC UNTIL INTERMETALLICS OCCUR TJ = 130° C TJ =120° C TJ =110 ° C TJ =100° C TJ = 90 ° C TJ = 80 ° C 100 1 1 10 TIME, YEARS 1000 Figure 3. Failure Rate vs. Time Junction Temperature http://onsemi.com 2 MC74VHC1GT00 DC ELECTRICAL CHARACTERISTICS VCC (V) 3.0 4.5 5.5 3.0 4.5 5.5 VIN = VIH or VIL IOH = −50 mA VIN = VIH or VIL IOH = −4 mA IOH = −8 mA VIN = VIH or VIL IOL = 50 mA VIN = VIH or VIL IOL = 4 mA IOL = 8 mA VIN = 5.5 V or GND VIN = VCC or GND Input: VIN = 3.4 V VOUT = 5.5 V 3.0 4.5 3.0 4.5 3.0 4.5 3.0 4.5 0 to 5.5 5.5 5.5 0.0 2.9 4.4 2.58 3.94 0.0 0.0 0.1 0.1 0.36 0.36 ±0.1 1.0 1.35 0.5 3.0 4.5 TA = 25°C Min 1.4 2.0 2.0 0.53 0.8 0.8 2.9 4.4 2.48 3.80 0.1 0.1 0.44 0.44 ±1.0 20 1.50 5.0 Typ Max TA ≤ 85°C Min 1.4 2.0 2.0 0.53 0.8 0.8 2.9 4.4 2.34 3.66 0.1 0.1 0.52 0.52 ±1.0 40 1.65 10 mA mA mA mA V V Max −55 ≤ TA ≤ 125°C Min 1.4 2.0 2.0 0.53 0.8 0.8 Max Unit V Symbol VIH Parameter Minimum High−Level Input Voltage Maximum Low−Level Input Voltage Minimum High−Level Output Voltage VIN = VIH or VIL Test Conditions VIL V VOH V V VOL Maximum Low−Level Output Voltage VIN = VIH or VIL IIN ICC ICCT IOFF Maximum Input Leakage Current Maximum Quiescent Supply Current Quiescent Supply Current Power Off Output Leakage Current Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î Î ÎÎ Î Î Î Î ÎÎ Î Î ÎÎ Î ÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î Î Î ÎÎ Î Î Î ÎÎ Î Î Î ÎÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î Î ÎÎ Î ÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î Î ÎÎ Î Î Î ÎÎÎ ÎÎ Î Î Î Î Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î Î ÎÎ ÎÎ Î Î ÎÎ Î Î Î Î ÎÎ Î Î Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎ ÎÎ Î Î Î Î ÎÎ Î Î Î Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ AC ELECTRICAL CHARACTERISTICS Input tr = tf = 3.0 ns Symbol tPLH, tPHL Parameter Test Conditions TA = 25°C Typ 4.1 5.5 3.1 3.6 5.5 TA ≤ 85°C −55 ≤ TA ≤ 125°C Min Max Min Max Min Max Unit ns Maximum Propagation Delay, Input A or B to Y VCC = 3.3 ± 0.3 V CL = 15 pF CL = 50 pF VCC = 5.0 ± 0.5 V CL = 15 pF CL = 50 pF 10.0 13.5 6.9 7.9 10 11.0 15.0 8.0 9.0 10 13.0 17.5 9.5 10.5 10 CIN Maximum Input Capacitance pF Typical @ 25°C, VCC = 5.0 V 11 CPD Power Dissipation Capacitance (Note 6) pF 6. CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: ICC(OPR) = CPD  VCC  fin + ICC. CPD is used to determine the no−load dynamic power consumption; PD = CPD  VCC2  fin + ICC  VCC. http://onsemi.com 3 MC74VHC1GT00 A or B 50% GND tPLH Y 50% VCC VOL tPHL VOH 3.0 V Figure 4. Switching Waveforms VCC INPUT CL* OUTPUT *Includes all probe and jig capacitance. A 1−MHz square input wave is recommended for propagation delay tests. Figure 5. Test Circuit ORDERING INFORMATION Device MC74VHC1GT00DFT1 M74VHC1GT00DFT1G MC74VHC1GT00DFT2 M74VHC1GT00DFT2G MC74VHC1GT00DTT1 M74VHC1GT00DTT1G Package SC70−5/SC−88A/SOT−353 SC70−5/SC−88A/SOT−353 (Pb−Free) SC70−5/SC−88A/SOT−353 SC70−5/SC−88A/SOT−353 (Pb−Free) SOT23−5/TSOP−5/SC59−5 SOT23−5/TSOP−5/SC59−5 (Pb−Free) 3000/Tape & Reel Shipping† †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://onsemi.com 4 MC74VHC1GT00 PACKAGE DIMENSIONS SC−88A, SOT−353, SC−70 CASE 419A−02 ISSUE J A G 5 4 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. 419A−01 OBSOLETE. NEW STANDARD 419A−02. 4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. S 1 2 3 −B− DIM A B C D G H J K N S D 5 PL 0.2 (0.008) M B M N J C INCHES MIN MAX 0.071 0.087 0.045 0.053 0.031 0.043 0.004 0.012 0.026 BSC −−− 0.004 0.004 0.010 0.004 0.012 0.008 REF 0.079 0.087 MILLIMETERS MIN MAX 1.80 2.20 1.15 1.35 0.80 1.10 0.10 0.30 0.65 BSC −−− 0.10 0.10 0.25 0.10 0.30 0.20 REF 2.00 2.20 H K SOLDERING FOOTPRINT* 0.50 0.0197 0.65 0.025 0.65 0.025 0.40 0.0157 mm inches 1.9 0.0748 SCALE 20:1 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. http://onsemi.com 5 MC74VHC1GT00 PACKAGE DIMENSIONS TSOP−5 CASE 483−02 ISSUE F NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. 4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. 5. OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY. DIM A B C D G H J K L M S MILLIMETERS MIN MAX 3.00 BSC 1.50 BSC 0.90 1.10 0.25 0.50 0.95 BSC 0.01 0.10 0.10 0.26 0.20 0.60 1.25 1.55 0_ 10 _ 2.50 3.00 NOTE 5 2X D 5X 0.20 C A B 5 1 2 4 3 0.10 T 0.20 T L G A B S M K DETAIL Z 2X DETAIL Z J C 0.05 H T SEATING PLANE SOLDERING FOOTPRINT* 1.9 0.074 0.95 0.037 2.4 0.094 1.0 0.039 0.7 0.028 SCALE 10:1 mm inches *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5773−3850 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative http://onsemi.com 6 MC74VHC1GT00/D
M74VHC1GT00DFT1G
物料型号: - 型号为MC74VHC1GT00,是一个单一的2输入NAND门/CMOS逻辑电平转换器。

器件简介: - MC74VHC1GT00采用硅门CMOS技术制造的单一门2输入NAND。内部电路包括多个阶段,包括提供高抗扰性和稳定输出的缓冲输出。该设备输入与TTL型输入阈值兼容,输出具有完整的5V CMOS电平输出摆动。输入保护电路允许输入过电压容忍,使该设备可以用作从3V CMOS逻辑到5V CMOS逻辑或从1.8V CMOS逻辑到3V CMOS逻辑的逻辑电平转换器,同时在高电压电源下工作。

引脚分配: - 引脚1:IN B(输入B) - 引脚2:IN A(输入A) - 引脚3:GND(地) - 引脚4:OUT Y(输出Y) - 引脚5:Vcc(电源)

参数特性: - 高速:典型值在5V电源下,传播延迟$t_{PD}=3.1$ ns。 - 低功耗:在25°C时,最大工作电流$I_{CC}=1 \\mu A$。 - TTL兼容输入:输入低电平$V_{IL}=0.8 ~V$,输入高电平$V_{IH}=2 ~V$。 - CMOS兼容输出:输出高电平$V_{OH}>0.8 ~V_{CC}$,输出低电平$VOL<0.1 ~V_{CC}$。 - 输入和输出均提供断电保护。 - 芯片复杂性:包含64个FETs。 - 无铅封装可供选择。

功能详解: - MC74VHC1GT00输入结构在高达7V的电压下提供保护,无论供电电压如何,这允许MC74VHC1GT00用于5V电路和3V电路之间的接口。输出结构同样在$v_{CC}=0 ~V$时提供保护。这些输入和输出结构有助于防止由于供电电压-输入/输出电压不匹配、电池备份、热插入等原因造成的设备损坏。

应用信息: - 该器件适用于需要高速、低功耗和逻辑电平转换的应用场合,例如在不同电压级别的数字电路之间进行接口。

封装信息: - 提供了SC-88A/SC70-5/SOT-353和TSOP-5/SOT23-5/SC59-5两种封装类型,均有Pb-Free(无铅)封装可供选择。
M74VHC1GT00DFT1G 价格&库存

很抱歉,暂时无法提供与“M74VHC1GT00DFT1G”相匹配的价格&库存,您可以联系我们找货

免费人工找货