MAX1720
Switched Capacitor Voltage
Inverter with Shutdown
The MAX1720 is a CMOS charge pump voltage inverter that is
designed for operation over an input voltage range of 1.15 V to 5.5 V
with an output current capability in excess of 50 mA. The operating
current consumption is only 67 mA, and a power saving shutdown
input is provided to further reduce the current to a mere 0.4 mA. The
device contains a 12 kHz oscillator that drives four low resistance
MOSFET switches, yielding a low output resistance of 26 W and a
voltage conversion efficiency of 99%. This device requires only two
external 10 mF capacitors for a complete inverter making it an ideal
solution for numerous battery powered and board level applications.
The MAX1720 is available in the space saving TSOP−6 package.
http://onsemi.com
TSOP−6
SN SUFFIX
CASE 318G
6
1
Features
•
•
•
•
•
•
•
•
Operating Voltage Range of 1.15 V to 5.5 V
Output Current Capability in Excess of 50 mA
Low Current Consumption of 67 mA
Power Saving Shutdown Input for a Reduced Current of 0.4 mA
Operation at 12 kHz
Low Output Resistance of 26 W
Space Saving TSOP−6 Package
Pb−Free Package is Available
EACAYW G
G
1
EAC = Device Code
A
= Assembly Location
Y
= Year
W
= Work Week
G
= Pb−Free Package
(Note: Microdot may be in either location)
Typical Applications
•
•
•
•
•
•
•
•
MARKING DIAGRAM
LCD Panel Bias
Cellular Telephones
Pagers
Personal Digital Assistants
Electronic Games
Digital Cameras
Camcorders
Hand Held Instruments
PIN CONNECTIONS
Vout
1
6
C+
Vin
2
5
SHDN
C−
3
4
GND
−Vout
Vin
1
6
2
5
3
4
(Top View)
ORDERING INFORMATION
Figure 1. Typical Application
December, 2005 − Rev. 3
Package
Shipping †
MAX1720EUT
TSOP−6
3000 Tape & Reel
TSOP−6
(Pb−Free)
3000 Tape & Reel
MAX1720EUTG
This device contains 77 active transistors.
© Semiconductor Components Industries, LLC, 2005
Device
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
1
Publication Order Number:
MAX1720/D
MAX1720
MAXIMUM RATINGS*
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁ
ÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
ÁÁÁÁ
Rating
Symbol
Value
Unit
Input Voltage Range (Vin to GND)
Vin
−0.3 to 6.0
V
Output Voltage Range (Vout to GND)
Vout
−6.0 to 0.3
V
Output Current (Note 1)
Iout
100
mA
Output Short Circuit Duration (Vout to GND, Note 1)
tSC
Indefinite
sec
Operating Junction Temperature
TJ
150
°C
Power Dissipation and Thermal Characteristics
Thermal Resistance, Junction−to−Air
Maximum Power Dissipation @ TA = 70°C
RqJA
PD
256
313
°C/W
mW
Storage Temperature
Tstg
−55 to 150
°C
Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit
values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied,
damage may occur and reliability may be affected.
*ESD Ratings
ESD Machine Model Protection up to 200 V, Class B
ESD Human Body Model Protection up to 2000 V, Class 2
ELECTRICAL CHARACTERISTICS (Vin = 5.0 V, C1 = 10 mF, C2 = 10 mF, TA = −40°C to 85°C, typical values shown are for TA = 25°C
unless otherwise noted. See Figure 14 for Test Setup.)
Characteristic
Symbol
Min
Typ
Max
Operating Supply Voltage Range (SHDN = Vin, RL = 10 k)
Vin
1.5 to 5.5
1.15 to 6.0
−
Supply Current Device Operating (SHDN = 5.0 V, RL = R)
TA = 25°C
TA = 85°C
Iin
Unit
V
mA
−
−
67
72
90
100
−
−
0.4
1.6
−
−
8.4
6.0
12
−
15.6
21
mA
Supply Current Device Shutdown (SHDN = 0 V)
TA = 25°C
TA = 85°C
ISHDN
Oscillator Frequency
TA = 25°C
TA = −40°C to 85°C
fOSC
Output Resistance (Iout = 25 mA, Note 2)
Rout
−
26
50
W
Voltage Conversion Efficiency (RL = R)
VEFF
99
99.9
−
%
PEFF
−
96
−
%
−
−
0.6 Vin
0.5 Vin
−
−
Power Conversion Efficiency (RL = 1.0 k)
Shutdown Input Threshold Voltage (Vin = 1.5 V to 5.5 V)
High State, Device Operating
Low State, Device Shutdown
kHz
Vth(SHDN)
Shutdown Input Bias Current
High State, Device Operating, SHDN = 5.0 V
TA = 2
TA = 85°C5°C
Low State, Device Shutdown, SHDN = 0 V
TA = 25°C
TA = 85°C
V
pA
IIH
−
−
5.0
100
−
−
−
−
5.0
100
−
−
−
1.2
−
IIL
Wake−Up Time from Shutdown (RL = 1.0 k)
tWKUP
ms
1. Maximum Package power dissipation limits must be observed to ensure that the maximum junction temperature is not exceeded.
TJ + TA ) (PD RqJA)
2. Capacitors C1 and C2 contribution is approximately 20% of the total output resistance.
http://onsemi.com
2
MAX1720
90
Figure 14 Test Setup
TA = 25°C
90
Rout, OUTPUT RESISTANCE (W)
Rout, OUTPUT RESISTANCE (W)
100
80
70
60
50
40
30
20
1.0
1.5
2.0
2.5
3.0
3.5
4.0
4.5
5.0
Figure 14 Test Setup
80
70
Vin = 1.5 V
Vin = 2.0 V
60
50
Vin = 3.3 V
40
30
Vin = 5.0 V
20
−50
5.5
Vin, SUPPLY VOLTAGE (V)
Vout, OUTPUT VOLTAGE RIPPLE (mVp−p)
Iout, OUTPUT CURRENT (mA)
30
Vin = 4.75 V
Vout = −4.00 V
20
Vin = 3.15 V
Vout = −2.50 V
10
Vin = 1.90 V
Vout = −1.50 V
5
Figure 14 Test Setup
TA = 25°C
0
0
10
20
30
40
Vin = 4.75 V
Vout = −4.00 V
300
250
200
Vin = 3.15 V
Vout = −2.50 V
150
Vin = 1.90 V
Vout = −1.50 V
100
50
0
10
20
30
40
C1, C2, C3, CAPACITANCE (mF)
C1, C2, C3, CAPACITANCE (mF)
Figure 4. Output Current vs. Capacitance
Figure 5. Output Voltage Ripple vs.
Capacitance
Figure 14 Test Setup
RL = ∞
70
TA = 85°C
60
TA = 25°C
50
TA = −40°C
40
2.0
2.5
3.0
3.5
4.0
100
Figure 14 Test Setup
TA = 25°C
350
0
fOSC, OSCILLATOR FREQUENCY (kHz)
Iin, SUPPLY CURRENT (mA)
75
400
50
80
30
1.5
50
Figure 3. Output Resistance vs. Ambient
Temperature
35
15
25
0
TA, AMBIENT TEMPERATURE (°C)
Figure 2. Output Resistance vs. Supply Voltage
25
−25
4.5
5.0
13.0
Figure 14 Test Setup
12.5
Vin = 5.0 V
12.0
11.5
11.0
Vin = 1.5 V
10.5
10.0
−50
Vin = 3.3 V
−25
0
25
50
75
Vin, SUPPLY VOLTAGE (V)
TA, AMBIENT TEMPERATURE (°C)
Figure 6. Supply Current vs. Supply Voltage
Figure 7. Oscillator Frequency vs. Ambient
Temperature
http://onsemi.com
3
50
100
h, POWER CONVERSION EFFICIENCY (%)
MAX1720
Vout, OUTPUT VOLTAGE (V)
0.0
100
Figure 14 Test Setup
TA = 25°C
Vin = 2.0 V
−1.0
Vin = 3.3 V
−2.0
−3.0
Vin = 5.0 V
−4.0
−5.0
−6.0
10
20
30
40
50
90
80
70
Vin = 1.5 V
60
Vin = 2.0 V
50
40
0
10
20
30
40
Figure 8. Output Voltage vs. Output Current
Figure 9. Power Conversion Efficiency vs.
Output Current
ISHDN, SHUTDOWN SUPPLY CURRENT (mA)
Iout, OUTPUT CURRENT (mA)
Figure 14 Test Setup
Vin = 3.3 V
Iout = 5.0 mA
TA = 25°C
1.50
Vin = 5.0 V
RL = 10 kW
SHDN = GND
Vin = 3.3 V
1.25
1.00
0.75
Vin = 1.5 V
0.50
0.25
−50
−25
0
25
50
75
TIME = 25 ms / Div.
TA, AMBIENT TEMPERATURE (°C)
Figure 10. Output Voltage Ripple and Noise
Figure 11. Shutdown Supply Current vs.
Ambient Temperature
WAKEUP TIME FROM SHUTDOWN
SHDN = 5.0V/Div.
TA = 25°C
4.5
4.0
Low State,
Device Shutdown
3.5
3.0
High State,
Device Operating
2.5
2.0
1.5
0.5
1.0
1.5
2.0
2.5
Vin = 5.0 V
RL = 1.0 kW
TA = 25°C
Vout = 1.0 V/Div.
3.0
TIME = 500 ms / Div.
Vth(SHND), SHUTDOWN INPUT VOLTAGE THRESHOLD (V)
Figure 12. Supply Voltage vs. Shutdown Input
Voltage Threshold
Figure 13. Wakeup Time From Shutdown
http://onsemi.com
4
50
1.75
5.0
Vin, SUPPLY VOLTAGE (V)
Vin = 5.0 V
Vin = 3.3 V
Iout, OUTPUT CURRENT (mA)
OUTPUT VOLTAGE RIPPLE AND
NOISE = 10 mV / Div. AC COUPLED
0
Figure 14 Test Setup
TA = 25°C
100
MAX1720
Charge Pump Efficiency
−Vout
C
+ 2
6
1
The overall power conversion efficiency of the charge
pump is affected by four factors:
1. Losses from power consumed by the internal
oscillator, switch drive, etc. (which vary with input
voltage, temperature and oscillator frequency).
2. I2R losses due to the on−resistance of the MOSFET
switches on−board the charge pump.
3. Charge pump capacitor losses due to Equivalent
Series Resistance (ESR).
4. Losses that occur during charge transfer from the
commutation capacitor to the output capacitor when
a voltage difference between the two capacitors
exists.
Most of the conversion losses are due to factors 2, 3 and 4.
These losses are given by Equation 1.
RL
OSC
Vin
+
2
5
3
4
+
C1
C3
C1 = C2 = C3 = 10 mF
Figure 14. Test Setup/Voltage Inverter
DETAILED OPERATING DESCRIPTION
The MAX1720 charge pump converter inverts the voltage
applied to the Vin pin. Conversion consists of a two−phase
operation (Figure 15). During the first phase, switches S2 and
S4 are open and S1 and S3 are closed. During this time, C1
charges to the voltage on Vin and load current is supplied from
C2. During the second phase, S2 and S4 are closed, and S1 and
S3 are open. This action connects C1 across C2, restoring
charge to C2.
S1
ƪ
P
+ I out 2
LOSS(2,3,4)
1
(f
OSC
)C1
) 8R
SWITCH
R out ^ I out 2
) 4ESR
C1
) ESR
C2
(eq. 1)
The 1/(fOSC)(C1) term in Equation 1 is the effective output
resistance of an ideal switched capacitor circuit (Figures 16
and 17).
The losses due to charge transfer above are also shown in
Equation 2. The output voltage ripple is given by Equation 3.
S2
Vin
C1
PLOSS + [ 0.5C 1 (Vin 2 * Vout 2)
) 0.5C2 (VRIPPLE 2 * 2VoutVRIPPLE)]
fOSC
(eq. 2)
C2
S3
ƫ
S4
V
−Vout
RIPPLE
+
Iout
(f
)(C )
OSC 2
) 2(I out)(ESR )
C2
(eq. 3)
From Osc
f
Vin
Vout
Figure 15. Ideal Switched Capacitor Charge Pump
C1
APPLICATIONS INFORMATION
C2
RL
Output Voltage Considerations
The MAX1720 performs voltage conversion but does not
provide regulation. The output voltage will drop in a linear
manner with respect to load current. The value of this
equivalent output resistance is approximately 26 W nominal
at 25°C with Vin = 5.0 V. Vout is approximately −5.0 V at light
loads, and drops according to the equation below:
Figure 16. Ideal Switched Capacitor Model
REQUIV
Vin
VDROP + Iout Rout
Vout + * (Vin * VDROP)
Vout
R
EQUIV
+
f
1
C1
C2
RL
Figure 17. Equivalent Output Resistance
http://onsemi.com
5
MAX1720
Capacitor Selection
Voltage Inverter
In order to maintain the lowest output resistance and
output ripple voltage, it is recommended that low ESR
capacitors be used. Additionally, larger values of C1 will
lower the output resistance and larger values of C2 will
reduce output voltage ripple. (See Equation 3).
Table 1 shows various values of C1, C2 and C3 with the
corresponding output resistance values at 25°C. Table 2
shows the output voltage ripple for various values of C1, C2
and C3. The data in Tables 1 and 2 was measured not
calculated.
The most common application for a charge pump is the
voltage inverter (Figure 14). This application uses two or
three external capacitors. The C1 (pump capacitor) and C2
(output capacitor) are required. The input bypass capacitor,
C3, may be necessary depending on the application. The
output is equal to −Vin plus any voltage drops due to loading.
Refer to Tables 1 and 2 for capacitor selection. The test setup
used for the majority of the characterization is shown in
Figure 14.
Table 1. Output Resistance vs. Capacitance
(C1 = C2 = C3), Vin = 4.75 V and Vout = −4.0 V
Layout Considerations
C1 = C2 = C3
(mF)
Rout
(W)
0.7
129.1
As with any switching power supply circuit, good layout
practice is recommended. Mount components as close
together as possible to minimize stray inductance and
capacitance. Also, use a large ground plane to minimize noise
leakage into other circuitry.
1.4
69.5
Capacitor Resources
3.3
37.0
7.3
26.5
10
25.9
24
24.1
Selecting the proper type of capacitor can reduce switching
loss. Low ESR capacitors are recommended. The MAX1720
was characterized using the capacitors listed in Table 3. This
list identifies low ESR capacitors for the voltage inverter
application.
50
24
Table 3. Capacitor Types
Manufacturer/Contact
Table 2. Output Voltage Ripple vs. Capacitance
(C1 = C2 = C3), Vin = 4.75 V and Vout = −4.0 V
C1 = C2 = C3
(mF)
Output Voltage Ripple
(mV)
0.7
382
1.4
342
3.3
255
7.3
164
10
132
24
59
50
38
Part Types/Series
AVX
843−448−9411
www.avxcorp.com
TPS
Cornell Dubilier
508−996−8561
www.cornell−dubilier.com
ESRD
Sanyo/Os−con
619−661−6835
www.sanyovideo.com/oscon.htm
SN
SVP
Vishay
603−224−1961
www.vishay.com
593D
594
Input Supply Bypassing
−Vout
The input voltage, Vin should be capacitively bypassed to
reduce AC impedance and minimize noise effects due to the
switching internals in the device. If the device is loaded from
Vout to GND, it is recommended that a large value capacitor
(at least equal to C1) be connected from Vin to GND. If the
device is loaded from Vin to Vout, a small (0.7 mF) capacitor
between the pins is sufficient.
OSC
+
Vin
6
1
+
2
5
+
3
4
Capacitors = 10 mF
Figure 18. Voltage Inverter
http://onsemi.com
6
MAX1720
The MAX1720 primary function is a voltage inverter. The device will convert 5.0 V into −5.0 V with light loads. Two capacitors
are required for the inverter to function. A third capacitor, the input bypass capacitor, may be required depending on the power
source for the inverter. The performance for this device is illustrated below.
Vout, OUTPUT VOLTAGE (V)
0
TA = 25°C
−1.0
Vin = 3.3 V
−2.0
−3.0
Vin = 5.0 V
−4.0
−5.0
−6.0
0
10
20
30
40
Iout, OUTPUT CURRENT (mA)
50
Figure 19. Inverter Load Regulation, Output Voltage vs. Output Current
Vin
−Vout
6
1
+
+
2
6
1
OSC
OSC
+
5
+
2
5
3
4
+
3
4
Capacitors = 10 mF
Figure 20. Cascaded Devices for Increased Negative Output Voltage
Two or more devices can be cascaded for increased output voltage. Under light load conditions, the output voltage is
approximately equal to −Vin times the number of stages. The converter output resistance increases dramatically with each
additional stage. This is due to a reduction of input voltage to each successive stage as the converter output is loaded. Note that
the ground connection for each successive stage must connect to the negative output of the previous stage. The performance
characteristics for a converter consisting of two cascaded devices are shown below.
0
Vout, OUTPUT VOLTAGE (V)
TA = 25°C
−2.0
B
−4.0
A
−6.0
−8.0
−10.0
0
10
20
30
Iout, OUTPUT CURRENT (mA)
40
Figure 21. Cascade Load Regulation, Output Voltage vs. Output Current
http://onsemi.com
7
Curve
Vin (V)
Rout (W)
A
5.0
140
B
3.0
174
MAX1720
6
1
OSC
Vin
2
+
−Vout
5
+
+
3
+
+
4
Capacitors = 10 mF
Figure 22. Negative Output Voltage Doubler
A single device can be used to construct a negative voltage doubler. The output voltage is approximately equal to −2Vin minus
the forward voltage drop of each external diode. The performance characteristics for the above converter are shown below.
Note that curves A and C show the circuit performance with economical 1N4148 diodes, while curves B and D are with lower
loss MBRA120E Schottky diodes.
Vout, OUTPUT VOLTAGE (V)
0
TA = 25°C
−2.0
Curve
Vin (V)
All Diodes
Rout (W)
A
3.0
1N4148
124
B
3.0
MBRA120E
115
C
5.0
1N4148
96
D
5.0
MBRA120E
94
A
−4.0
B
−6.0
C
−8.0
D
−10.0
30
10
20
Iout, OUTPUT CURRENT (mA)
0
40
Figure 23. Doubler Load Regulation, Output Voltage vs. Output Current
6
1
OSC
Vin
+
2
−Vout
5
+
+
3
+
+
4
Capacitors = 10 mF
Figure 24. Negative Output Voltage Tripler
http://onsemi.com
8
+
+
MAX1720
A single device can be used to construct a negative voltage tripler. The output voltage is approximately equal to −3Vin minus
the forward voltage drop of each external diode. The performance characteristics for the above converter are shown below.
Note that curves A and C show the circuit performance with economical 1N4148 diodes, while curves B and D are with lower
loss MBRA120E Schottky diodes.
0
Vout, OUTPUT VOLTAGE
−2.0
A
−4.0
B
−6.0
C
−8.0
D
−10.0
Curve
Vin (V)
All Diodes
Rout (W)
A
3.0
1N4148
267
B
3.0
MBRA120E
250
C
5.0
1N4148
205
D
5.0
MBRA120E
195
−12.0
−14.0
TA = 25°C
−16.0
0
10
20
30
Iout, OUTPUT CURRENT
40
50
Figure 25. Tripler Load Regulation, Output Voltage vs. Output Current
6
1
OSC
+
Vin
+
2
5
3
4
+
Vout
Capacitors = 10 mF
Figure 26. Positive Output Voltage Doubler
A single device can be used to construct a positive voltage doubler. The output voltage is approximately equal to 2Vin minus
the forward voltage drop of each external diode. The performance characteristics for the above converter are shown below.
Note that curves A and C show the circuit performance with economical 1N4148 diodes, while curves B and D are with lower
loss MBRA120E Schottky diodes.
10.0
Vout, OUTPUT VOLTAGE (V)
D
8.0
C
6.0
Curve
Vin (V)
All Diodes
Rout (W)
A
3.0
1N4148
32
B
3.0
MBRA120E
26
C
5.0
1N4148
26
D
5.0
MBRA120E
21
B
4.0
A
2.0
TA = 25°C
0
0
10
20
30
Iout, OUTPUT CURRENT (mA)
40
Figure 27. Doubler Load Regulation, Output Voltage vs. Output Current
http://onsemi.com
9
MAX1720
6
1
OSC
+
Vin
+
2
+
Vout
5
+
3
+
4
Capacitors = 10 mF
Figure 28. Positive Output Voltage Tripler
A single device can be used to construct a positive voltage tripler. The output voltage is approximately equal to 3Vin minus
the forward voltage drop of each external diode. The performance characteristics for the above converter are shown below.
Note that curves A and C show the circuit performance with economical 1N4148 diodes, while curves B and D are with lower
loss MBRA120E Schottky diodes.
Vout, OUTPUT VOLTAGE (V)
14.0
D
Curve
Vin (V)
All Diodes
Rout (W)
A
3.0
1N4148
111
B
3.0
MBRA120E
97
C
5.0
1N4148
85
D
5.0
MBRA120E
75
12.0
10.0
C
8.0
6.0
B
4.0
2.0
A
TA = 25°C
0
0
10
20
30
Iout, OUTPUT CURRENT (mA)
40
Figure 29. Tripler Load Regulation, Output Voltage vs. Output Current
−Vout
+
6
1
OSC
Vin
+
2
5
+
100 k
3
4
Capacitors = 10 mF
Figure 30. Load Regulated Negative Output Voltage
http://onsemi.com
10
MAX1720
A zener diode can be used with the shutdown input to provide closed loop regulation performance. This significantly reduces
the converter’s output resistance and dramatically enhances the load regulation. For closed loop operation, the desired
regulated output voltage must be lower in magnitude than −Vin. The output will regulate at a level of −VZ + Vth(SHDN). Note that
the shutdown input voltage threshold is typically 0.5 Vin and therefore, the regulated output voltage will change proportional
to the converter’s input. This characteristic will not present a problem when used in applications with constant input voltage.
In this case the zener breakdown was measured at 25 mA. The performance characteristics for the above converter are shown
below. Note that the dashed curve sections represent the converter’s open loop performance.
Vout, OUTPUT VOLTAGE (V)
−1.0
TA = 25°C
−2.0
A
−3.0
B
Curve
Vin (V)
Vz (V)
Vout (V)
A
3.3 V
4.5
−2.8
B
5.0 V
6.5
−3.8
−4.0
−5.0
0
10
20
30
40
50
60
Iout, OUTPUT CURRENT (mA)
Figure 31. Load Regulation, Output Voltage vs.
Output Current
−Vout
R1
6
1
+
OSC
Vin
+
2
5
3
4
+
R2
10 k
Capacitors = 10 mF
Figure 32. Line and Load Regulated Negative Output Voltage
http://onsemi.com
11
MAX1720
An adjustable shunt regulator can be used with the shutdown input to give excellent closed loop regulation performance. The
shunt regulator acts as a comparator with a precise input offset voltage which significantly reduces the converter’s output
resistance and dramatically enhances the line and load regulation. For closed loop operation, the desired regulated output
voltage must be lower in magnitude than −Vin. The output will regulate at a level of −Vref (R2/R1 + 1). The adjustable shunt
regulator can be from either the TLV431 or TL431 families. The comparator offset or reference voltage is 1.25 V or 2.5 V
respectively. The performance characteristics for the converter are shown below. Note that the dashed curve sections represent
the converter’s open loop performance.
0
Iout = 25 mA
R1 = 10 k
R2 = 20 k
TA = 25°C
Vout, OUTPUT VOLTAGE (V)
Vout, OUTPUT VOLTAGE (V)
−1.0
A
−2.0
−3.0
B
−4.0
−1.0
−2.0
−3.0
TA = 25°C
−5.0
0
10
20
30
40
50
60
70
−4.0
1.0
2.0
3.0
4.0
5.0
6.0
Iout, OUTPUT CURRENT (mA)
Vin, INPUT VOLTAGE (V)
Figure 33. Load Regulation, Output Voltage vs.
Output Current
Figure 34. Line Regulation, Output Voltage vs.
Input Current
Curve
Vin (V)
R1 (W)
R2 (W)
Vout (V)
A
3.0
10 k
5.0 k
−1.8
B
5.0
10 k
20 k
−3.6
−Vout
+
6
1
1
OSC
Vin
+
6
OSC
2
5
2
5
3
4
3
4
+
+
Capacitors = 10 mF
Figure 35. Paralleling Devices for Increased Negative Output Current
http://onsemi.com
12
MAX1720
An increase in converter output current capability with a reduction in output resistance can be obtained by paralleling two or more
devices. The output current capability is approximately equal to the number of devices paralleled. A single shared output capacitor
is sufficient for proper operation but each device does require it’s own pump capacitor. Note that the output ripple frequency will
be complex since the oscillators are not synchronized. The performance characteristics for a converter consisting of two paralleled
devices is shown below.
Curve
Vin (V)
Rout (W)
A
5.0
14.5
B
3.0
17
Vout, OUTPUT VOLTAGE (V)
0
TA = 25°C
−1.0
B
−2.0
−3.0
A
−4.0
−5.0
0
10
20
30
40
50
60
70
80
90
100
Iout, OUTPUT CURRENT (mA)
Figure 36. Parallel Load Regulation, Output
Voltage vs. Output Current
Q2
6
1
+
Q1
2
5
3
4
−Vout
+
OSC
Vin
C1
C3
+
C2
C1 = C2 = 470 mF
C3 = 220 mF
Q1 = PZT751
Q2 = PZT651
−Vout = Vin −VBE(Q1) − VBE(Q2) −2 VF
Figure 37. External Switch for Increased Negative Output Current
The output current capability of the MAX1720 can be extended beyond 600 mA with the addition of two external switch
transistors and two Schottky diodes. The output voltage is approximately equal to −Vin minus the sum of the base emitter drops of
both transistors and the forward voltage of both diodes. The performance characteristics for the converter are shown below. Note
that the output resistance is reduced to 0.9 W.
Vout, OUTPUT VOLTAGE (V)
−2.2
−2.4
−2.6
−2.8
Vin = 5.0 V
Rout = 0.9 W
TA = 25°C
−3.0
−3.2
0
0.1
0.2
0.3
0.4
Iout, OUTPUT CURRENT (mA)
0.5
0.6
Figure 38. Current Boosted Load Regulation, Output Voltage vs. Output Current
http://onsemi.com
13
MAX1720
10 k
R2
Q2
R1
C1
−Vout
6
1
+
OSC
Vin
+
2
5
3
4
C2
+
Q1
C3
C1 = C2 = 470 mF
C3 = 220 mF
Q1 = PZT751
Q2 = PZT651
Figure 39. Line and Load Regulated Negative Output Voltage
with High Current Capability
This converter is a combination of Figures 37 and 32. It provides a line and load regulated output of −2.36 V at up to 450 mA
with an input voltage of 5.0 V. The output will regulate at a level of −Vref (R2/R1 + 1). The performance characteristics are shown
below. Note, the dashed line is the open loop and the solid line is the closed loop performance.
−1.0
Vout, OUTPUT VOLTAGE (V)
Vout, OUTPUT VOLTAGE (V)
−2.2
−2.4
−2.6
−2.8
Vin = 5.0 V
Rout = 0.9 W
R1 = 10 kW
R2 = 9.0 kW
TA = 25°C
−3.0
−3.2
0
0.1
0.2
0.3
0.4
Iout, OUTPUT CURRENT (A)
0.5
0.6
Iout = 100 mA
R1 = 10 k
R2 = 9 kW
TA = 25°C
−1.2
−1.4
−1.6
−1.8
−2.0
−2.2
−2.4
3.0
Figure 40. Current Boosted Load Regulation,
Output Voltage vs. Output Current
3.5
4.0
4.5
5.0
Vin, INPUT VOLTAGE (V)
Figure 41. Current Boosted Line Regulation,
Output Voltage vs. Input Voltage
50
Q2
C1
Vout
6
1
+
50
OSC
Q1
Vin
+
2
5
3
4
5.5
+
C2
C3
Capacitors = 220 mF
Q1 = PZT751
Q2 = PZT651
Figure 42. Positive Output Voltage Doubler with High Current Capability
http://onsemi.com
14
6.0
MAX1720
The MAX1720 can be configured to produce a positive output voltage doubler with current capability in excess of 500 mA.
This is accomplished with the addition of two external switch transistors and two Schottky diodes. The output voltage is
approximately equal to 2Vin minus the sum of the base emitter drops of both transistors and the forward voltage of both diodes.
The performance characteristics for the converter is shown below. Note that the output resistance is reduced to 1.9 W.
Vout, OUTPUT VOLTAGE (V)
8.8
Vin = 5.0 V
Rout = 1.9 W
TA = 25°C
8.4
8.0
7.6
7.2
6.8
0
0.1
0.2
0.3
0.4
Iout, OUTPUT CURRENT (A)
0.5
0.6
Figure 43. Positive Doubler with Current Boosted Load Regulation, Output Voltage vs. Output Current
R1
50
10 k
Q2
50
OSC
Q1
Vin
+
2
5
3
4
R2
+
6
1
C3
Vout
+
C1
C2
Capacitors = 220 mF
Q1 = PZT751
Q2 = PZT651
Figure 44. Line and Load Regulated Positive Output Voltage Doubler with High Current Capability
This converter is a combination of Figures 42 and the shunt regulator to close the loop. In this case the anode of the regulator
is connected to ground. This convert provides a line and load regulated output of 7.6 V at up to 300 mA with an input voltage
of 5.0 V. The output will regulate at a level of Vref (R2/R1 + 1). The open loop configuration is the dashed line and the closed
loop is the solid line. The performance characteristics are shown below.
8.0
Vin = 5.0 V
Rout = 1.9 W Open Loop
Rout = 0.5 W Closed Loop
R1 = 10 k
R2 = 51.3 kW
TA = 25°C
8.4
8.0
Vout, OUTPUT VOLTAGE (V)
Vout, OUTPUT VOLTAGE (V)
8.8
7.6
7.2
6.8
0
0.1
0.2
0.3
0.4
Iout, OUTPUT CURRENT (A)
0.5
0.6
7.0
6.0
5.0
4.0
Iout = 100 mA
R1 = 10 k
R2 = 51.3 kW
TA = 25°C
3.0
2.0
1.0
1.0
Figure 45. Current Boosted Close Loop Load
Regulation, Output Voltage vs. Output Current
2.0
3.0
4.0
Vin, INPUT VOLTGE (V)
5.0
Figure 46. Current Boosted Close Loop Line
Regulation, Output Voltage vs. Input Voltage
http://onsemi.com
15
6.0
MAX1720
Vin = −5.0 V
+
+
OSC
C
C
+
6
1
C
2
5
3
4
Vout = −2.5 V
C
+
Capacitors = 10 mF
Figure 47. Negative Input Voltage Splitter
A single device can be used to split a negative input voltage. The output voltage is approximately equal to −Vin/2. The
performance characteristics are shown below. Note that the converter has an output resistance of 10 W.
Vout, OUTPUT VOLTAGE (V)
−1.5
TA = 25°C
Rout = 10 W
−1.7
−1.9
−2.1
−2.3
−2.5
0
10
20
30
40
50
60
Iout, OUTPUT CURRENT (mA)
70
80
Figure 48. Negative Voltage Splitter Load Regulation, Output Voltage vs. Output Current
−Vout
R1
R2
6
1
+
OSC
Vin
+
2
5
10 k
3
4
+
+
+
+Vout
Capacitors = 10 mF
Figure 49. Combination of a Closed Loop Negative Inverter with a Positive Output Voltage Doubler
http://onsemi.com
16
MAX1720
All of the previously shown converter circuits have only single outputs. Applications requiring multiple outputs can be
constructed by incorporating combinations of the former circuits. The converter shown above combines Figures 26 and 32 to
form a regulated negative output inverter with a non−regulated positive output doubler. The magnitude of −Vout is controlled
by the resistor values and follows the relationship −Vref (R2/R1 + 1). Since the positive output is not within the feedback loop,
its output voltage will increase as the negative output load increases. This cross regulation characteristic is shown in the upper
portion of Figure 50. The dashed line is the open loop and the solid line is the closed loop configuration for the load regulation.
The load regulation for the positive doubler with a constant load on the −Vout is shown in Figure 51.
10.0
Vout, OUTPUT VOLTAGE (V)
Vout, OUTPUT VOLTAGE (V)
9.0
Positive Doubler
Iout = 15 mA
8.0
−3.0
Negative Inverter
−4.0
Rout = 45 W − Open Loop
Rout = 2 W − Closed Loop
R1 = 10 k, R2 = 20 k
TA = 25°C
−5.0
0
9.0
8.0
Negative Inverter Iout = 15 mA
R1 = 10 kW
R2 = 20 kW
TA = 25°C
7.0
10
20
30
Iout, NEGATIVE INVERTER OUTPUT CURRENT (mA)
0
10
20
30
40
50
Iout, POSITIVE DOUBLER OUTPUT CURRENT (mA)
Figure 51. Load Regulation, Output
Voltage vs. Output Current
Figure 50. Load Regulation, Output
Voltage vs. Output Current
+
IC1
C1
C2
Vin
−Vout
SHDN
GND
C3
+
GND
+
0.5″
Inverter Size = 0.5 in x 0.2 in
Area = 0.10 in2, 64.5 mm2
Figure 52. Inverter Circuit Board Layout, Top View Copper Side
TAPING FORM
Component Taping Orientation for TSOP−6 Devices
USER DIRECTION OF FEED
DEVICE
MARKING
PIN 1
Standard Reel Component Orientation
(Mark Right Side Up)
Tape & Reel Specifications Table
Package
TSOP−6
Tape Width (W)
8 mm
Pitch (P)
Part Per Full Reel
Diameter
4 mm
3000
7 inches
http://onsemi.com
17
MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS
TSOP−6
CASE 318G−02
ISSUE V
1
SCALE 2:1
D
H
ÉÉ
ÉÉ
6
E1
1
NOTE 5
5
2
L2
4
GAUGE
PLANE
E
3
L
b
SEATING
PLANE
C
DETAIL Z
e
DIM
A
A1
b
c
D
E
E1
e
L
L2
M
c
A
0.05
M
DATE 12 JUN 2012
NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM
LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
4. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,
PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR
GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSIONS D
AND E1 ARE DETERMINED AT DATUM H.
5. PIN ONE INDICATOR MUST BE LOCATED IN THE INDICATED ZONE.
A1
DETAIL Z
MIN
0.90
0.01
0.25
0.10
2.90
2.50
1.30
0.85
0.20
0°
MILLIMETERS
NOM
MAX
1.00
1.10
0.06
0.10
0.38
0.50
0.18
0.26
3.00
3.10
2.75
3.00
1.50
1.70
0.95
1.05
0.40
0.60
0.25 BSC
10°
−
STYLE 1:
PIN 1. DRAIN
2. DRAIN
3. GATE
4. SOURCE
5. DRAIN
6. DRAIN
STYLE 2:
PIN 1. EMITTER 2
2. BASE 1
3. COLLECTOR 1
4. EMITTER 1
5. BASE 2
6. COLLECTOR 2
STYLE 3:
PIN 1. ENABLE
2. N/C
3. R BOOST
4. Vz
5. V in
6. V out
STYLE 4:
PIN 1. N/C
2. V in
3. NOT USED
4. GROUND
5. ENABLE
6. LOAD
STYLE 5:
PIN 1. EMITTER 2
2. BASE 2
3. COLLECTOR 1
4. EMITTER 1
5. BASE 1
6. COLLECTOR 2
STYLE 6:
PIN 1. COLLECTOR
2. COLLECTOR
3. BASE
4. EMITTER
5. COLLECTOR
6. COLLECTOR
STYLE 7:
PIN 1. COLLECTOR
2. COLLECTOR
3. BASE
4. N/C
5. COLLECTOR
6. EMITTER
STYLE 8:
PIN 1. Vbus
2. D(in)
3. D(in)+
4. D(out)+
5. D(out)
6. GND
STYLE 9:
PIN 1. LOW VOLTAGE GATE
2. DRAIN
3. SOURCE
4. DRAIN
5. DRAIN
6. HIGH VOLTAGE GATE
STYLE 10:
PIN 1. D(OUT)+
2. GND
3. D(OUT)−
4. D(IN)−
5. VBUS
6. D(IN)+
STYLE 11:
PIN 1. SOURCE 1
2. DRAIN 2
3. DRAIN 2
4. SOURCE 2
5. GATE 1
6. DRAIN 1/GATE 2
STYLE 12:
PIN 1. I/O
2. GROUND
3. I/O
4. I/O
5. VCC
6. I/O
STYLE 13:
PIN 1. GATE 1
2. SOURCE 2
3. GATE 2
4. DRAIN 2
5. SOURCE 1
6. DRAIN 1
STYLE 14:
PIN 1. ANODE
2. SOURCE
3. GATE
4. CATHODE/DRAIN
5. CATHODE/DRAIN
6. CATHODE/DRAIN
STYLE 15:
PIN 1. ANODE
2. SOURCE
3. GATE
4. DRAIN
5. N/C
6. CATHODE
STYLE 16:
PIN 1. ANODE/CATHODE
2. BASE
3. EMITTER
4. COLLECTOR
5. ANODE
6. CATHODE
STYLE 17:
PIN 1. EMITTER
2. BASE
3. ANODE/CATHODE
4. ANODE
5. CATHODE
6. COLLECTOR
GENERIC
MARKING DIAGRAM*
RECOMMENDED
SOLDERING FOOTPRINT*
6X
0.60
XXXAYWG
G
1
6X
3.20
XXX
A
Y
W
G
0.95
PITCH
DIMENSIONS: MILLIMETERS
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
DOCUMENT NUMBER:
DESCRIPTION:
98ASB14888C
TSOP−6
1
IC
0.95
XXX MG
G
= Specific Device Code
=Assembly Location
= Year
= Work Week
= Pb−Free Package
STANDARD
XXX = Specific Device Code
M
= Date Code
G
= Pb−Free Package
*This information is generic. Please refer to device data sheet
for actual part marking. Pb−Free indicator, “G” or microdot “
G”, may or may not be present.
Electronic versions are uncontrolled except when accessed directly from the Document Repository.
Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
PAGE 1 OF 1
ON Semiconductor and
are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.
ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding
the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically
disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the
rights of others.
© Semiconductor Components Industries, LLC, 2019
www.onsemi.com
onsemi,
, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba “onsemi” or its affiliates
and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property.
A listing of onsemi’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. onsemi reserves the right to make changes at any time to any
products or information herein, without notice. The information herein is provided “as−is” and onsemi makes no warranty, representation or guarantee regarding the accuracy of the
information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use
of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products
and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information
provided by onsemi. “Typical” parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may
vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. onsemi does not convey any license
under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems
or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should
Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com
◊
TECHNICAL SUPPORT
North American Technical Support:
Voice Mail: 1 800−282−9855 Toll Free USA/Canada
Phone: 011 421 33 790 2910
Europe, Middle East and Africa Technical Support:
Phone: 00421 33 790 2910
For additional information, please contact your local Sales Representative
工商网监
湘ICP备2023018690号
