0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
MC100EP16VCDTR2G

MC100EP16VCDTR2G

  • 厂商:

    ONSEMI(安森美)

  • 封装:

    TSSOP-8_3X3MM

  • 描述:

    IC RCVR/DRVR 5V DIFF ECL 8-TSSOP

  • 数据手册
  • 价格&库存
MC100EP16VCDTR2G 数据手册
3.3V/5V ECL Differential Receiver/Driver with High Gain and Enable Output MC100EP16VC Description The EP16VC is a differential receiver/driver. The device is functionally equivalent to the EP16 and LVEP16 devices but with high gain and enable output. The EP16VC provides an EN input which is synchronized with the data input (D) signal in a way that provides glitchless gating of the QHG and QHG outputs. When the EN signal is LOW, the input is passed to the outputs and the data output equals the data input. When the data input is HIGH and EN goes HIGH, it will force the QHG LOW and the QHG HIGH on the next negative transition of the data input. If the data input is LOW when the EN goes HIGH, the next data transition to a HIGH is ignored and QHG remains LOW and QHG remains HIGH. The next positive transition of the data input is not passed on to the data outputs under these conditions. The QHG and QHG outputs remain in their disabled state as long as the EN input is held HIGH. The EN input has no influence on the Q output and the data input is passed on (inverted) to this output whether EN is HIGH or LOW. This configuration is ideal for crystal oscillator applications where the oscillator can be free running and gated on and off synchronously without adding extra counts to the output. The VBB/D pin is internally dedicated and available for differential interconnect. VBB/D may rebias AC coupled inputs. When used, decouple VBB/D and VCC via a 0.01 mF capacitor and limit current sourcing or sinking to 1.5 mA. When not used, VBB/D should be left open. The 100 Series contains temperature compensation. Features • 310 ps Typical Prop Delay Q, • • • • • • • • 380 ps Typical Prop Delay QHG, QHG Gain > 200 Maximum Frequency > 3 GHz Typical PECL Mode Operating Range: ♦ VCC = 3.0 V to 5.5 V with VEE = 0 V NECL Mode Operating Range: ♦ VCC = 0 V with VEE = −3.0 V to −5.5 V Open Input Default State QHG Output Will Default LOW with D Inputs Open or at VEE VBB Output These Devices are Pb−Free, Halogen Free and are RoHS Compliant © Semiconductor Components Industries, LLC, 2016 March, 2021 − Rev. 9 1 www.onsemi.com 8 1 TSSOP−8 DT SUFFIX CASE 948R−02 MARKING DIAGRAM* 8 1 A L Y W G KP66 ALYWG G = Assembly Location = Wafer Lot = Year = Work Week = Pb-Free Package (Note: Microdot may be in either location) *For additional marking information, refer to Application Note AND8002/D. ORDERING INFORMATION Device Package Shipping† MC100EP16VCDTR2G TSSOP−8 (Pb−Free) 2500 / Tape & Reel †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. Publication Order Number: MC100EP16VC/D MC100EP16VC Table 1. PIN DESCRIPTION Q D 1 8 2 7 VCC Pin QHG ECL Data Input Q ECL Data Output QHG, QHG EN* VBB/D VBB/D 6 3 LEN VBB EN 4 Q QHG OE LATCH ECL High Gain Data Outputs ECL Enable Input Reference Voltage Output / ECL Data Input VCC Positive Supply VEE Negative Supply *Pins will default LOW when left open. 5 D Function D* VEE Figure 1. 8-Lead Pinout (Top View) and Logic Diagram Table 2. ATTRIBUTES Characteristics Value Internal Input Pulldown Resistor 75 kW Internal Input Pullup Resistor N/A ESD Protection Human Body Model Machine Model Charged Device Model > 4 kV > 200 V > 2 kV Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1) Pb-Free Pkg TSSOP−8 Level 3 Flammability Rating Oxygen Index: 28 to 34 UL 94 V−0 @ 0.125 in Transistor Count 167 Devices Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test 1. For additional information, see Application Note AND8003/D. www.onsemi.com 2 MC100EP16VC Table 3. MAXIMUM RATINGS Symbol Rating Unit VCC PECL Mode Power Supply Parameter VEE = 0 V Condition 1 Condition 2 6 V VEE NECL Mode Power Supply VCC = 0 V −6 V VI PECL Mode Input Voltage NECL Mode Input Voltage VEE = 0 V VCC = 0 V 6 −6 V Iout Output Current Continuous Surge 50 100 mA IBB VBB Sink/Source ± 1.5 mA TA Operating Temperature Range −40 to +85 °C Tstg Storage Temperature Range −65 to +150 °C qJA Thermal Resistance (Junction-to-Ambient) 0 lfpm 500 lfpm 185 140 °C/W qJC Thermal Resistance (Junction-to-Case) Standard Board 41 to 44 °C/W Tsol Wave Solder (Pb-Free) 265 °C VI v VCC VI w VEE Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. JEDEC standard multilayer board − 2S2P (2 signal, 2 power) Table 4. 100EP DC CHARACTERISTICS, PECL (VCC = 3.3 V, VEE = 0 V (Note 1)) −40°C Symbol Characteristic 25°C 85°C Min Typ Max Min Typ Max Min Typ Max Unit 27 37 47 32 42 52 34 44 54 mA IEE Power Supply Current VOH Output HIGH Voltage (Note 2) 2155 2280 2405 2155 2280 2405 2155 2280 2405 mV VOL Output LOW Voltage (Note 2) 1305 1400 1555 1305 1400 1555 1305 1400 1555 mV VIH Input HIGH Voltage (Single-Ended) 2075 2420 2075 2420 2075 2420 mV VIL Input LOW Voltage (Single-Ended) 1355 1675 1355 1675 1355 1675 mV VBB Output Voltage Reference 1775 2045 1775 2045 1775 2045 mV 3.3 2.0 3.3 2.0 3.3 V 150 mA VIHCMR Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3) IIH Input HIGH Current IIL Input LOW Current D 1890 2.0 150 0.5 1890 150 0.5 0.5 1890 mA NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. 1. Input and output parameters vary 1:1 with VCC. VEE can vary +0.3 V to −2.2 V. 2. All loading with 50 W to VCC − 2.0 V. 3. VIHCMR min varies 1:1 with VEE, VIHCMR max varies 1:1 with VCC. The VIHCMR range is referenced to the most positive side of the differential input signal. www.onsemi.com 3 MC100EP16VC Table 5. 100EP DC CHARACTERISTICS, PECL (VCC = 5.0 V, VEE = 0 V (Note 1)) Symbol Characteristic Min −40°C Typ Max Min 25°C Typ Max Min 85°C Typ Max Unit 27 37 47 32 42 52 34 44 54 mA IEE Power Supply Current VOH Output HIGH Voltage (Note 2) 3855 3980 4105 3855 3980 4105 3855 3980 4105 mV VOL Output LOW Voltage (Note 2) 3005 3100 3255 3005 3100 3255 3005 3100 3255 mV VIH Input HIGH Voltage (Single-Ended) 3775 4120 3775 4120 3775 4120 mV VIL Input LOW Voltage (Single-Ended) 3055 3375 3055 3375 3055 3375 mV VBB Output Voltage Reference 3475 3705 3475 3705 3475 3705 mV 5.0 2.0 5.0 2.0 5.0 V 150 mA VIHCMR Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3) IIH Input HIGH Current IIL Input LOW Current D 3490 2.0 3490 150 3490 150 0.5 0.5 0.5 mA NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. 1. Input and output parameters vary 1:1 with VCC. VEE can vary +2.0 V to −0.5 V. 2. All loading with 50 W to VCC − 2.0 V. 3. VIHCMR min varies 1:1 with VEE, VIHCMR max varies 1:1 with VCC. The VIHCMR range is referenced to the most positive side of the differential input signal. Table 6. 100EP DC CHARACTERISTICS, NECL (VCC = 0 V; VEE = −5.5 V to −3.0 V (Note 1)) −40°C Symbol Characteristic 25°C 85°C Min Typ Max Min Typ Max Min Typ Max Unit 27 37 47 32 42 52 34 44 54 mA IEE Power Supply Current VOH Output HIGH Voltage (Note 2) −1145 −1020 −895 −1145 −1020 −895 −1145 −1020 −895 mV VOL Output LOW Voltage (Note 2) −1995 −1900 −1745 −1995 −1900 −1745 −1995 −1900 −1745 mV VIH Input HIGH Voltage (Single-Ended) −1225 −880 −1225 −880 −1225 −880 mV VIL Input LOW Voltage (Single-Ended) −1945 −1625 −1945 −1625 −1945 −1625 mV VBB Output Voltage Reference −1525 −1325 −1525 −1325 −1525 −1325 mV 0.0 V 150 mA VIHCMR Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3) IIH Input HIGH Current IIL Input LOW Current −1425 VEE + 2.0 0.0 150 0.5 −1425 VEE + 2.0 0.0 150 0.5 −1425 VEE + 2.0 0.5 mA NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. 1. Input and output parameters vary 1:1 with VCC. 2. All loading with 50 W to VCC − 2.0 V. 3. VIHCMR min varies 1:1 with VEE, VIHCMR max varies 1:1 with VCC. The VIHCMR range is referenced to the most positive side of the differential input signal. www.onsemi.com 4 MC100EP16VC Table 7. AC CHARACTERISTICS (VCC = 0 V; VEE = −3.0 V to −5.5 V or VCC = 3.0 V to 5.5 V; VEE = 0 V (Note 1)) −40°C Symbol Characteristic Min fmax Maximum Frequency (Figure 2) tPLH, tPHL Propagation Delay (Differential) Q (Differential) QHG, QHG (Single-Ended) Q (Single-Ended) QHG, QHG Typ 25°C Max Min >3 85°C Typ Max Min >3 200 250 250 300 280 360 330 410 350 450 400 500 250 300 300 350 310 380 360 430 Typ Max >3 400 500 450 550 275 325 325 375 340 430 390 480 Unit GHz 425 525 475 575 ps tS Setup Time EN = L to D EN =H to D 50 100 15 60 50 100 5 40 50 100 18 10 ps tH Hold Time EN = L to D EN =H to D 100 50 50 15 100 50 40 20 100 50 5 20 ps tSKEW Duty Cycle Skew (Note 2) 5.0 20 5.0 20 5.0 20 ps tJITTER RMS Random Clock Jitter (Figure 2) 0.2
MC100EP16VCDTR2G 价格&库存

很抱歉,暂时无法提供与“MC100EP16VCDTR2G”相匹配的价格&库存,您可以联系我们找货

免费人工找货