NBSG16MN

NBSG16 2.5V/3.3V SiGe Differential Receiver/Driver with RSECL* Outputs *Reduced Swing ECL http://onsemi.com Description MARKING DIAGRAMS* 1 QFN−16 MN SUFFIX CASE 485G Features • • • • • • • • • • • Maximum Input Clock Frequency > 12 GHz Typical Maximum Input Data Rate > 12 Gb/s Typical 120 ps Typical Propagation Delay 40 ps Typical Rise and Fall Times RSPECL Output with Operating Range: VCC = 2.375 V to 3.465 V with VEE = 0 V RSNECL Output with RSNECL or NECL Inputs with Operating Range: VCC = 0 V with VEE = −2.375 V to −3.465 V RSECL Output Level (400 mV Peak−to−Peak Output), Differential Output Only 50 W Internal Input Termination Resistors Compatible with Existing 2.5 V/3.3 V LVEP, EP, and LVEL Devices VBB and VMM Reference Voltage Output Pb−Free Packages are Available A L Y W G = Assembly Location = Wafer Lot = Year = Work Week = Pb−Free Package (Note: Microdot may be in either location) *For additional marking information, refer to Application Note AND8002/D. ORDERING INFORMATION See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet. © Semiconductor Components Industries, LLC, 2006 1 July, 2006 − Rev. 14 Publication Order Number: NBSG16/D ÇÇ ÇÇ The NBSG16 is a differential receiver/driver targeted for high frequency applications. The device is functionally equivalent to the EP16 and LVEP16 devices with much higher bandwidth and lower EMI capabilities. Inputs incorporate internal 50 W termination resistors and accept NECL (Negative ECL), PECL (Positive ECL), HSTL, LVTTL, LVCMOS, CML, or LVDS. Outputs are RSECL (Reduced Swing ECL), 400 mV. The VBB and VMM pins are internally generated voltage supplies available to this device only. The VBB is used as a reference voltage for single−ended NECL or PECL inputs and the VMM pin is used as a reference voltage for LVCMOS inputs. For all single−ended input conditions, the unused complementary differential input is connected to VBB or VMM as a switching reference voltage. VBB or VMM may also rebias AC coupled inputs. When used, decouple VBB and VMM via a 0.01 mF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBB and VMM outputs should be left open. SG 16 ALYW FCBGA−16 BA SUFFIX CASE 489 16 SG 16 ALYWG G NBSG16 1 A VEE 2 NC 3 NC 4 VEE VEE VBB 16 VTD 15 VMM VEE 14 13 Exposed Pad (EP) 1 2 NBSG16 3 4 12 11 10 9 VCC Q Q VCC B D VTD VCC Q D D VTD C D VTD VCC Q D VEE VBB VMM VEE 5 VEE 6 NC 7 NC 8 VEE Figure 1. BGA−16 Pinout (Top View) Figure 2. QFN−16 Pinout (Top View) Table 1. PIN DESCRIPTION Pin BGA C2 C1 QFN 1 2 Name VTD D I/O − ECL, CML, LVCMOS, LVDS, LVTTL Input ECL, CML, LVCMOS, LVDS, LVTTL Input − − − − RSECL Output RSECL Output − − − Description Internal 50 W Termination Pin. See Table 2. Inverted Differential Input. Internal 75 kW to VEE and 36.5 kW to VCC. B1 3 D Noninverted differential input. Internal 75 kW to VEE. B2 A1,D1,A4, D4 A2,A3 B3,C3 B4 C4 D3 D2 N/A 4 5,8,13,16 6,7 9,12 10 11 14 15 − VTD VEE NC VCC Q Q VMM VBB EP Internal 50 W Termination Pin. See Table 2. Negative Supply Voltage No Connect Positive Supply Voltage Noninverted Differential Output. Typically Terminated with 50 W to VTT = VCC − 2 V Inverted Differential Output. Typically Terminated with 50 W to VTT = VCC − 2 V LVCMOS Reference Voltage Output. (VCC − VEE)/2 ECL Reference Voltage Output Exposed Pad. (Note 2) 1. The NC pins are electrically connected to the die and MUST be left open. 2. All VCC and VEE pins must be externally connected to Power Supply to guarantee proper operation. The thermally exposed pad on package bottom (see case drawing) must be attached to a heat−sinking conduit. 3. In the differential configuration when the input termination pins (VTD, VTD) are connected to a common termination voltage, and if no signal is applied then the device will be susceptible to self−oscillation. http://onsemi.com 2 NBSG16 VCC VTD 50 W D D 50 W VTD 75 kW 36.5 KW VMM Q Q 75 kW VBB VEE Figure 3. Logic Diagram Table 2. INTERFACING OPTIONS INTERFACING OPTIONS CML LVDS AC−COUPLED RSECL, PECL, NECL LVTTL CONNECTIONS Connect VTD and VTD to VCC Connect VTD and VTD together Bias VTD and VTD Inputs within (VIHCMR) Common Mode Range Standard ECL Termination Techniques The external voltage should be applied to the unused complementary differential input. Nominal voltage is 1.5 V for LVTTL. VMM should be connected to the unused complementary differential input. LVCMOS Table 3. ATTRIBUTES Characteristics Internal Input Pulldown Resistor (D, D) Internal Input Pullup Resistor (D) ESD Protection Moisture Sensitivity (Note 1) FCBGA−16 QFN−16 Flammability Rating Transistor Count Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test 1. For additional information, see Application Note AND8003/D. Oxygen Index: 28 to 34 Human Body Model Machine Model Pb Pkg Level 3 Level 1 Value 75 kW 36.5 kW > 2 kV > 100 V Pb−Free Pkg N/A Level 1 UL 94 V−0 @ 0.125 in 167 http://onsemi.com 3 NBSG16 Table 4. MAXIMUM RATINGS Symbol VCC VEE VI VINPP Iout IBB IMM TA Tstg qJA Parameter Positive Power Supply Negative Power Supply Positive Input Negative Input Differential Input Voltage Output Current VBB Sink/Source VMM Sink/Source Operating Temperature Range Storage Temperature Range Thermal Resistance (Junction−to−Ambient) (Note 2) 0 LFPM 500 LFPM 0 LFPM 500 LFPM 1S2P (Note 2) 2S2P (Note 3) 16 FCBGA 16 FCBGA 16 QFN 16 QFN 16 FCBGA 16 QFN |D − D| Condition 1 VEE = 0 V VCC = 0 V VEE = 0 V VCC = 0 V VCC − VEE w VCC − VEE < Continuous Surge 2.8 V 2.8 V VI  VCC VI  VEE Condition 2 Rating 3.6 −3.6 3.6 −3.6 2.8 |VCC − VEE| 25 50 1 1 −40 to +85 −65 to +150 108 86 41.6 35.2 5 4.0 225 225 Unit V V V V V V mA mA mA mA °C °C °C/W °C/W °C/W °C/W °C/W °C/W °C qJC Tsol Thermal Resistance (Junction−to−Case) Wave Solder Pb Pb−Free Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 2. JEDEC standard multilayer board − 1S2P (1 signal, 2 power) 3. JEDEC standard multilayer board − 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad. http://onsemi.com 4 NBSG16 Table 5. DC CHARACTERISTICS, INPUT WITH RSPECL OUTPUT VCC = 2.5 V; VEE = 0 V (Note 4) −40°C Symbol IEE VOH VOUTPP VIH VIL VBB VIHCMR Characteristic Negative Power Supply Current Output HIGH Voltage (Note 5) Output Voltage Amplitude Input HIGH Voltage (Single−Ended) (Note 6) Input LOW Voltage (Single−Ended) (Note 6) PECL Output Voltage Reference Input HIGH Voltage Common Mode Range (Note 7) (Differential Configuration) CMOS Output Voltage Reference VCC/2 Internal Input Termination Resistor Input HIGH Current (@ VIH) Input LOW Current (@ VIL) Min 17 1450 350 VTHR + 75 mV VEE 1080 1.2 Typ 23 1530 410 VCC − 1.0* VCC − 1.4* 1140 Max 29 1575 525 VCC VTHR − 75 mV 1200 2.5 Min 17 1525 350 VTHR + 75 mV VEE 1080 1.2 25°C Typ 23 1565 410 VCC − 1.0* VCC − 1.4* 1140 Max 29 1600 525 VCC VTHR − 75 mV 1200 2.5 Min 17 1550 350 VTHR + 75 mV VEE 1080 1.2 85°C Typ 23 1590 410 VCC − 1.0* VCC − 1.4* 1140 Max 29 1625 525 VCC VTHR − 75 mV 1200 2.5 Unit mA mV mV V V mV V VMM RTIN IIH IIL 1100 45 1250 50 30 25 1400 55 100 50 1100 45 1250 50 30 25 1400 55 100 50 1100 45 1250 50 30 25 1400 55 100 50 mV W mA mA NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously. *Typicals used for testing purposes. 4. Input and output parameters vary 1:1 with VCC. VEE can vary +0.125 V to −0.965 V. 5. All loading with 50 W to VCC − 2.0 V. 6. VTHR is the voltage applied to the complementary input, typically VBB or VMM. 7. VIHCMR min varies 1:1 with VEE, VIHCMR max varies 1:1 with VCC. The VIHCMR range is referenced to the most positive side of the differential input signal. http://onsemi.com 5 NBSG16 Table 6. DC CHARACTERISTICS, INPUT WITH RSPECL OUTPUT VCC = 3.3 V; VEE = 0 V (Note 8) −40°C Symbol IEE VOH VOUTPP VIH VIL VBB VIHCMR Characteristic Negative Power Supply Current Output HIGH Voltage (Note 9) Output Voltage Amplitude Input HIGH Voltage (Single−Ended) (Note 10) Input LOW Voltage (Single−Ended) (Note 10) PECL Output Voltage Reference Input HIGH Voltage Common Mode Range (Note 11) (Differential Configuration) CMOS Output Voltage Reference VCC/2 Internal Input Termination Resistor Input HIGH Current (@ VIH) Input LOW Current (@ VIL) Min 17 2250 350 VTHR + 75 mV VEE 1880 1.2 Typ 23 2330 410 VCC − 1.0* VCC − 1.4* 1940 Max 29 2375 525 VCC VTHR − 75 mV 2000 3.3 Min 17 2325 350 VTHR + 75 mV VEE 1880 1.2 25°C Typ 23 2365 410 VCC − 1.0* VCC − 1.4* 1940 Max 29 2400 525 VCC VTHR − 75 mV 2000 3.3 Min 17 2350 350 VTHR + 75 mV VEE 1880 1.2 85°C Typ 23 2390 410 VCC − 1.0* VCC − 1.4* 1940 Max 29 2425 525 VCC VTHR − 75 mV 2000 3.3 Unit mA mV mV V V mV V VMM RTIN IIH IIL 1500 45 1650 50 30 25 1800 55 100 50 1500 45 1650 50 30 25 1800 55 100 50 1500 45 1650 50 30 25 1800 55 100 50 mV W mA mA NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously. *Typicals used for testing purposes. 8. Input and output parameters vary 1:1 with VCC. VEE can vary +0.925 V to −0.165 V. 9. All loading with 50 W to VCC − 2.0 V. 10. VTHR is the voltage applied to the complementary input, typically VBB or VMM. 11. VIHCMR min varies 1:1 with VEE, VIHCMR max varies 1:1 with VCC. The VIHCMR range is referenced to the most positive side of the differential input signal. http://onsemi.com 6 NBSG16 Table 7. DC CHARACTERISTICS, NECL OR RSNECL INPUT WITH NECL OUTPUT VCC = 0 V; VEE = −3.465 V to −2.375 V (Note 12) −40°C Symbol IEE VOH VOUTPP VIH VIL VBB VIHCMR Characteristic Negative Power Supply Current Output HIGH Voltage (Note 13) Output Voltage Amplitude Input HIGH Voltage (Single−Ended) (Note 14) Input LOW Voltage (Single−Ended) (Note 14) NECL Output Voltage Reference Input HIGH Voltage Common Mode Range (Note 15) (Differential Configuration) CMOS Output Voltage Reference (Note 16) Internal Input Termination Resistor Input HIGH Current (@ VIH) Input LOW Current (@ VIL) Min 17 −1050 350 VTHR + 75 mV VEE −1420 Typ 23 −970 410 VCC − 1.0* VCC − 1.4* −1360 Max 29 −925 525 VCC VTHR − 75 mV −1300 0.0 Min 17 −975 350 VTHR + 75 mV VEE −1420 25°C Typ 23 −935 410 VCC − 1.0* VCC − 1.4* −1360 Max 29 −900 525 VCC VTHR − 75 mV −1300 0.0 Min 17 −950 350 VTHR + 75 mV VEE −1420 85°C Typ 23 −910 410 VCC − 1.0* VCC − 1.4* −1360 Max 29 −875 525 VCC VTHR − 75 mV −1300 0.0 Unit mA mV mV V V mV V VEE+1.2 VEE+1.2 VEE+1.2 VMM RTIN IIH IIL VMMT −150 45 VMMT 50 30 25 VMMT + 150 55 100 50 VMMT −150 45 VMMT 50 30 25 VMMT + 150 55 100 50 VMMT −150 45 VMMT 50 30 25 VMMT + 150 55 100 50 mV W mA mA NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously. *Typicals used for testing purposes. 12. Input and output parameters vary 1:1 with VCC. 13. All loading with 50 W to VCC − 2.0 V. 14. VTHR is the voltage applied to the complementary input, typically VBB or VMM. 15. VIHCMR min varies 1:1 with VEE, VIHCMR max varies 1:1 with VCC. The VIHCMR range is referenced to the most positive side of the differential input signal. 16. VMM typical = |VCC − VEE|/2 + VEE = VMMT http://onsemi.com 7 NBSG16 Table 8. AC CHARACTERISTICS for FCBGA−16 VCC = 0 V; VEE = −3.465 V to −2.375 V or VCC = 2.375 V to 3.465 V; VEE = 0 V −40°C Symbol fmax tPLH, tPHL tSKEW tJITTER Characteristic Maximum Frequency (See Figure 4. Fmax/JITTER) (Note 17) Propagation Delay to Output Differential Duty Cycle Skew (Note 18) RMS Random Clock Jitter fin < 10 GHz Peak−to−Peak Data Dependent Jitter fin < 10 Gb/s VINPP tr tf Input Voltage Swing/Sensitivity (Differential Configuration) (Note 19) Output Rise/Fall Times @ 1 GHz (20% − 80%) Q, Q 75 30 45 0.2 TBD 2600 75 75 20 40 1 0.2 TBD 2600 65 75 20 40 1 0.2 TBD 2600 65 mV ps 1 Min 10.7 90 Typ 12 110 3 130 15 Max Min 10.7 100 25°C Typ 12 120 3 140 15 Max Min 10.7 105 85°C Typ 12 125 3 145 15 Max Unit GHz ps ps ps NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously. 17. Measured using a 400 mV source, 50% duty cycle clock source. All loading with 50 W to VCC − 2.0 V. Input edge rates 40 ps (20% − 80%). 18. See Figure 6. tskew = |tPLH − tPHL| for a nominal 50% differential clock input waveform. 19. VINPP(max) cannot exceed VCC − VEE Table 9. AC CHARACTERISTICS for QFN−16 VCC = 0 V; VEE = −3.465 V to −2.375 V or VCC = 2.375 V to 3.465 V; VEE = 0 V −40°C Symbol fmax tPLH, tPHL tSKEW tJITTER Characteristic Maximum Frequency (See Figure 4. Fmax/JITTER) (Note 20) Propagation Delay to Output Differential Duty Cycle Skew (Note 21) RMS Random Clock Jitter fin < 10 GHz Peak−to−Peak Data Dependent Jitter fin < 10 Gb/s VINPP tr tf Input Voltage Swing/Sensitivity (Differential Configuration) (Note 22) Output Rise/Fall Times @ 1 GHz (20% − 80%) Q, Q 75 20 30 0.2 TBD 2600 50 75 20 30 2 0.2 TBD 2600 50 75 20 30 2 0.2 TBD 2600 50 mV ps 2 Min 10.7 90 Typ 12 110 3 130 15 Max Min 10.7 100 25°C Typ 12 120 3 140 15 Max Min 10.7 95 85°C Typ 12 125 3 145 15 Max Unit GHz ps ps ps NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously. 20. Measured using a 400 mV source, 50% duty cycle clock source. All loading with 50 W to VCC − 2.0 V. Input edge rates 40 ps (20% − 80%). 21. See Figure 6. tskew = |tPLH − tPHL| for a nominal 50% differential clock input waveform. 22. VINPP(max) cannot exceed VCC − VEE http://onsemi.com 8 NBSG16 700 9.5 OUTPUT VOLTAGE AMPLITUDE (mV) 600 500 OUTPUT AMP 400 300 200 100 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 INPUT FREQUENCY (GHz) Q Q 8.5 7.5 6.5 5.5 4.5 3.5 2.5 1.5 RMS JITTER 0.5 −0.5 JITTEROUT ps (RMS) Figure 4. Output Voltage Amplitude (VOUTPP) / RMS Jitter vs. Input Frequency (fin) at Ambient Temperature (Typical) X = 17ps/Div Y = 70 mV/Div Figure 5. 10.709 Gb/s Diagram (3.0 V, 255C) D VINPP = VIH(D) − VIL(D) D Q VOUTPP = VOH(Q) − VOL(Q) Q tPHL tPLH Figure 6. AC Reference Measurement http://onsemi.com 9 NBSG16 Zo = 50 W Q Driver Device Q D Receiver Device Zo = 50 W 50 W 50 W D VTT VTT = VCC − 2.0 V Figure 7. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D − Termination of ECL Logic Devices.) ORDERING INFORMATION Device NBSG16BA NBSG16BAR2 NBSG16MN NBSG16MNG NBSG16MNR2 NBSG16MNR2G Package FCBGA−16 FCBGA−16 QFN−16 QFN−16 (Pb−Free) QFN−16 QFN−16 (Pb−Free) Shipping† 100 Units / Tray (Contact Sales Representative) 100 / Tape & Reel 123 Units / Rail 123 Units / Rail 3000 / Tape & Reel 3000 / Tape & Reel Board NBSG16BAEVB Description NBSG16BA Evaluation Board †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://onsemi.com 10 NBSG16 PACKAGE DIMENSIONS LASER MARK FOR PIN 1 IDENTIFICATION IN THIS AREA FCBGA−16 BA SUFFIX PLASTIC 4X4 (mm) BGA FLIP CHIP PACKAGE CASE 489−01 ISSUE O −X− D M NOTES: 1. DIMENSIONS ARE IN MILLIMETERS. 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994. 3. DIMENSION b IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO DATUM PLANE Z. 4. DATUM Z (SEATING PLANE) IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS. 5. PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE. DIM A A1 A2 b D E e S MILLIMETERS MIN MAX 1.40 MAX 0.25 0.35 1.20 REF 0.30 0.50 4.00 BSC 4.00 BSC 1.00 BSC 0.50 BSC −Y− K E M 0.20 3X FEDUCIAL FOR PIN A1 IDENTIFICATION IN THIS AREA A B C D e 4 3 2 1 3 16 X b 0.15 0.08 M M S VIEW M−M ZXY Z 5 0.15 Z A A2 −Z− A1 16 X 4 DETAIL K 0.10 Z ROTATED 90 _ CLOCKWISE http://onsemi.com 11 NBSG16 PACKAGE DIMENSIONS 16 PIN QFN CASE 485G−01 ISSUE C NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL. 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. 5. Lmax CONDITION CAN NOT VIOLATE 0.2 MM MINIMUM SPACING BETWEEN LEAD TIP AND FLAG MILLIMETERS MIN MAX 0.80 1.00 0.00 0.05 0.20 REF 0.18 0.30 3.00 BSC 1.65 1.85 3.00 BSC 1.65 1.85 0.50 BSC 0.18 TYP 0.30 0.50 D A B PIN 1 LOCATION 0.15 C 0.15 C 0.10 C TOP VIEW 16 X 0.08 C SIDE VIEW A1 C 16X L 5 NOTE 5 4 16X K 1 12 16X b BOTTOM VIEW 0.50 0.02 0.10 C A B 0.05 C NOTE 3 ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5773−3850 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative ÇÇ ÇÇ ÇÇ (A3) D2 e 8 9 16 13 E A SEATING PLANE DIM A A1 A3 b D D2 E E2 e K L SOLDERING FOOTPRINT* 3.25 0.128 0.30 0.012 0.575 0.022 EXPOSED PAD EXPOSED PAD E2 e 3.25 0.128 1.50 0.059 0.30 0.012 SCALE 10:1 mm inches *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. http://onsemi.com 12 NBSG16/D