0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
NCP1096PAR2G

NCP1096PAR2G

  • 厂商:

    ONSEMI(安森美)

  • 封装:

    TSSOP16

  • 描述:

    NCP1096PAR2G

  • 数据手册
  • 价格&库存
NCP1096PAR2G 数据手册
DATA SHEET www.onsemi.com PoE-PD Interface Controller, IEEE 802.3bt RELATED STANDARDS IEEE 802.3bt−2018 NCP1096 16 Description The NCP1096 is a member of the ON Semiconductor Power over Ethernet Powered Device (PoE−PD) product family, and allows the device containing the NCP1096 based PD to become an IEEE 802.3af/at and −3bt compliant powered equipment. It incorporates all the required functions for operation within a PoE system such as detection, classification and current limiting during the inrush phase. The NCP1096 supports high-power applications (up to 90 W PoE) through an internal pass transistor. A power good pin guarantees proper disabling/enabling of the adjacent main DC/DC converter. The classification result pins allow for operation according to the assigned power Class (up to Class 8). The NCP1096 also offers Autoclass support and indicates when a short Maintain Power Signature can be implemented. In addition an auxiliary supply detection pin allows NCP1096 to be used in applications where power can be supplied by either PoE or by a wall adapter. Features • • • • • • • • • • • • • • • Fully Supports IEEE 802.3af/at and −3bt Specifications Supports Up to 5-Event Physical Layer Classification Assigned Power Level Up to 90 W Supports Autoclass 110 mA Typical Inrush Current Limiting Internal 70 mW Pass-switch Open Drain Power Good Indicator Support for Short MPS Pass Switch Disabling Input for Rear Auxiliary Supply Operation Proprietary 100 W+ Applications Over Current Protection Over Temperature Protection Junction Temperature Range of −40°C to +125°C Available in 16-pin TSSOP EP These Devices are Pb−Free and are RoHS Compliant © Semiconductor Components Industries, LLC, 2018 March, 2022 − Rev. 3 1 1 TSSOP−16 EP CASE 948BV MARKING DIAGRAM 16 NCP 1096 ALYWG 1 NCP1096 A L Y W G = Specific Device Code = Assembly Location = Wafer Lot = Year = Work Week = Pb−Free Package ORDERING INFORMATION Device Package Shipping† NCP1096PAR2G TSSOP−16 EP (Pb−Free) 2500 / Tape & Reel NCP1096PAG TSSOP−16 EP (Pb−Free) 96 / Tube †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D. Publication Order Number: NCP1096/D NCP1096 VPP 1 16 NCL CLA 2 15 NCM CLB 3 14 PGO AUX 4 13 LCF 12 RTN NCP1096 COSC 5 ACS 6 11 GBR DET 7 10 TST2 VPN 8 9 TST1 Figure 1. Pin-out NCP1096 in 16-pin TSSOP EP (Top View) PIN DESCRIPTION Signal Name Pin No. Type Description VPP 1 Power Positive input power. Connect to the positive terminal of the rectifier bridge CLA 2 Output CLB 3 Output Connect a class signature programming resistor to VPN. See classification section for recommended values AUX 4 Input Auxiliary supply detection input. Referenced to VPN COSC 5 Analog Connect a 1 nF capacitor between COSC and VPN. This pin is pulled to VPP during the detection phase ACS 6 Input DET 7 Output Connect a 26.1 kW detection resistor between DET and COSC. This pin is pulled to VPN during the detection phase VPN 8 Power, Ground Negative input power. Connect to the negative terminal of the rectifier bridge TST1 9 Input TST2 10 Output Gate of the internal pass transistor. Leave floating GBR 11 Output, Open Drain Control output to disable the active rectifier bridge. This pin is referenced to VPN RTN 12 Power Return connection of the PGO, NCM, NCL and LCF outputs. Connect to the DC/DC controller power return. EP Power Exposed pad (thermal contact). Drain of the internal pass transistor. Connect to the DC/DC controller power return plane. LCF 13 Output, Open Drain Long Classification Finger Indicator. This pin is referenced to RTN. Connect with a pull-up resistor to the logic supply PGO 14 Output, Open Drain Power Good Indicator. This pin is left floating when the power good signal is active. Referenced to RTN. Must be used to enable/disable the main DC/DC converter adjacent to NCP1096. NCM 15 Output, Open Drain Class result MSB output. This pin is referenced to RTN. Connect with a pull-up resistor to the logic supply NCL 16 Output, Open Drain Class result LSB output. This pin is referenced to RTN. Connect with a pull-up resistor to the logic supply Autoclass enable/disable input. Pull to VPN to disable Autoclass; leave floating to enable Autoclass Positive side of the internal sense resistor (and the source of the internal pass transistor). Leave floating www.onsemi.com 2 NCP1096 COSC 5 VPP DET 1 7 Oscillator 15 Assigned Detection 16 Class Indicator CLA CLB ACS NCL 2 3 13 Classification Finger 11 monitor 4 LCF Long Class 6 VPORT AUX NCM IEEE Interface Shutdown (AUX supply prio) Active Bridge Control 14 Switch Control & Current Power Good Limit indicator NCP1096 8 9 VPN TST1 GBR 10 TST2 EP RTN 12 RTN Figure 2. NCP1096 Block Diagram www.onsemi.com 3 PGO NCP1096 ABSOLUTE MAXIMUM RATINGS Symbol Parameter Min Max Unit Conditions TJ Junction temperature −40 +150 °C TS Storage temperature −55 +150 °C VPP Input Power Supply −0.3 72 (Note 1) V Voltage with respect to VPN RTN Pass switch drain connection, application ground −0.3 72 (Note 1) V Voltage with respect to VPN, Pass switch in the off state DET Voltage on pin DET −0.3 3.6 V PGO Power Good output −0.3 72 V Voltage with respect to RTN NCM Class result MSB output NCL Class result LSB output LCF Long Class Finger output ACS Voltage on AUTOCLASS pin −0.3 72 V Voltage with respect to VPN 2 kV Per EIA−JESD22−A114 standard 500 V Per ESD−STM5.3.1 standard CLA, CLB GBR COSC AUX Voltage on CLASSA or CLASSB pins Active bridge control output Voltage on pin COSC Auxiliary supply detection input ESD−HBM Human Body Model ESD−CDM Charged Device Model Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. NCP1096 tolerates transient overvoltages from the capacitor and/or TVS subjected to a surge according to IEC 61000−4−5. For extremely high cable discharge and surge protection, contact ON Semiconductor. THERMAL CHARACTERISTICS (Note 2) Symbol qJA Characteristic Thermal Resistance, Junction-to-Air Typical Value Unit 37.6 °C/W 2. qJA is obtained with 1S2P test board (1 signal – 2 plane) and natural convection. Refer to JEDEC JESD51 for details. RECOMMENDED OPERATING CONDITIONS Symbol TJ VPORT (Note 3) Parameter Junction Temperature Input Power Supply (VPORT = VPP – VPN) Min Max Unit −40 +125 °C 0 57 V Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability. 3. Refer to ABSOLUTE MAXIMUM RATINGS for Safe Operating Area. www.onsemi.com 4 NCP1096 ELECTRICAL CHARACTERISTICS (All parameters are guaranteed for the recommended operating conditions unless otherwise noted) Parameter Symbol Min Typ Max Unit Condition DETECTION CHARACTERISTICS Rdetect Equivalent detection resistance 23.7 26.3 kW VoffsetIC Detection offset voltage (IC part) 0 0.2 V RDET = 26.1 kW ±1%; 1 V ≤ VPORT ≤ 10.1 V CLASISFICATION CHARACTERISTICS Vcl_th Class/Mark current switchover threshold (Note 4) 10.1 12.5 V VPORT rising or falling Vcldis Classification current disable threshold (Note 4) 20.5 24.5 V VPORT rising or falling Iclsigq Quiescent current during classification 207 327 484 mA VPORT = 12.5 V Vcsr CLASS driver voltage (Note 4) during class event 8.5 9.15 9.7 V 12.5 V ≤ VPORT ≤ 20.5 V Iclsig0 RclassA,B = 4.5 kW ±1% 1 4 mA 12.5 V ≤ VPORT ≤ 20.5 V Iclsig1 RclassA,B = 909 W ±1% 9 12 mA 12.5 V ≤ VPORT ≤ 20.5 V Iclsig2 RclassA,B = 511 W ±1% 17 20 mA 12.5 V ≤ VPORT ≤ 20.5 V Iclsig3 RclassA,B = 332 W ±1% 26 30 mA 12.5 V ≤ VPORT ≤ 20.5 V Iclsig4 RclassA,B = 232 W ±1% 36 44 mA 12.5 V ≤ VPORT ≤ 20.5 V Imark IPP during mark event range 1 4 mA 4.9 V ≤ VPORT ≤ 10.1 V tfce Short/Long first class event threshold 75 88 ms RDET = 26.1 kW ±1%; COSC = 1 nF ±2% tacspd Change to class signature ‘0’ current timing 75.5 87.5 ms Autoclass enabled 26.8 kHz RDET = 26.1 kW; COSC = 1 nF 50 % 2.3 RC OSCILLATOR CHARACTERISTICS fosc Frequency of the oscillator duty Oscillator duty cycle PASS SWITCH CURRENT CONTROL STATE CHARACTERISTICS Inrush current 50 110 195 mA Vdrain_pg RTN PowerGood threshold voltage (Note 4) 0.7 0.8 0.9 V RTN–VPN falling Vgate_pg PGATE PowerGood threshold voltage (Note 4) 6.9 8.5 10.0 V PGATE−VPN rising Vpgo_low PGO output low voltage − 0.15 0.50 V Isink = 2 mA. Referenced to RTN 70 160 mW Iinr PASS SWITCH ON STATE CHARACTERISTICS Ron Idd_on On resistance Operating current 257 407 601 mA VPORT = 57 V Ioc Over current detection level 3.1 6.4 12.5 A Voc RTN overcurrent detection voltage (Note 4) 1.1 1.2 1.3 V RTN–VPN rising UNDER-VOLTAGE LOCK-OUT CHARACTERISTICS UVLO_H VPP UVLO threshold voltage (Note 4) 33.0 35.1 37.5 V VPORT rising UVLO_L VPP UVLO threshold voltage (Note 4) 30.0 32.3 34.5 V VPORT falling UVLO threshold hysteresis 2.4 2.8 3.3 V UVLO_hyst 4. Voltage referenced to VPN. 5. E.g. after overcurrent timeout www.onsemi.com 5 NCP1096 ELECTRICAL CHARACTERISTICS (continued) (All parameters are guaranteed for the recommended operating conditions unless otherwise noted) Symbol Parameter Min Typ Max Unit 2.81 3.85 4.9 V Condition RESET CHARACTERISTICS Vrst VPP reset threshold voltage (Note 4) VPORT falling AUXILIARY SUPPLY DETECTION CHARACTERISTICS AUX_H AUX input high level voltage (Note 4) 1.7 2.15 2.6 V AUX_L AUX input low level voltage (Note 4) 0.5 0.75 1.05 V AUX threshold hysteresis 1.0 1.4 2.0 V AUX internal pull down 180 265 380 kW − 0.15 0.50 V Isink = 2 mA. Referenced to RTN − 0.15 0.50 V Isink = 2 mA − 230 − mA VPORT = 57 V, RTN = VPP 198 315 463 mA VPP−RTN = 57 V; AUX−VPN = 3.3 V 150 − − °C Junction temperature AUX_hyst AUX_pd VAUX = 0.5 V CLASSIFICATION RESULT INDICATOR CHARACTERISTICS Vlow NCL, NCM or LCF output low voltage GBR CHARACTERISTICS Vgbr_low GBR output low voltage (Note 4) PASS SWITCH OFF STATE CHARACTERISTICS Idd_off_err Poweroff current, error state (Note 5) Idd_off_aux Poweroff current, aux mode THERMAL PROTECTION CHARACTERISTICS TSD Thermal shutdown threshold 4. Voltage referenced to VPN. 5. E.g. after overcurrent timeout Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. www.onsemi.com 6 NCP1096 SIMPLIFIED APPLICATION SCHEMATIC DATA + BS termination RJ45 DA+ DA− DC+ U2 2 IN2 G2 3 Vpd,A GDC DB+ 1 FDMQ8205A G1 G3 CPD U1 OUTN G4 4 OUTP 7 IN1 RDET 5 DD+ U3 G2 6 Vpd,B GDC DB− 5 7 AUX FDMQ8205A OUTP Vport D1 2 C1 RCLASSA 3 G1 G3 RCLASSB 6 OUTN To DC/DC Controller PGO COSC CLA CLB NCM NCL LCF ACS GBR 8 14 15 16 To μC 13 11 RTN VPN IN1 DD− VPP DET COSC IN2 G4 4 NCP1096 DC− 1 8 12 EP Figure 3. General Application Schematic TYPICAL BILL OF MATERIALS Reference Designator Description Value (Nominal) U1 PoE Interface U2, U3 Tolerance Manufacturer Part Number NCP1096 ON Semiconductor NCP1096 GreenBridget Rectifier FDMQ8205A ON Semiconductor FDMQ8205A D1 TVS Protection 58 V Littelfuse SMBJ58A C1 VPP decoupling capacitor 100 nF/100 V ±10% Walsin 0805B104K101CT COSC Oscillator capacitor 1 nF ±2% Murata GRM1885C1H102GA01D CPD VPP bulk capacitor 10 mF/80 V ±20% Panasonic EEEFK1K100XP RDET Detection resistor 26.1 kW ±1% Panasonic ERJ3EKF2612V RCLASSA Classification resistor A 232 W ±1% Panasonic ERJ8ENF2320V RCLASSB Classification resistor B 332 W ±1% Panasonic ERJ6ENF3320V www.onsemi.com 7 NCP1096 APPLICATION INFORMATION Classification The NCP1096 is a Power over Ethernet Powered Device (PD) interface controller with an internal n-channel MOSFET load switch. A PD is characterized based upon the maximum power level it requires at its power interface during operation. The IEEE 802.3bt standard supports up to 71.3 W PDs and defines 8 power Classes: Class 1 up to Class 8. The PD must conform to a Class with a power level that is at or above the maximum power the PD requires. Table 1 lists the different Classes and the corresponding power level they stand for. Based on the Class the PD conforms to, two resistance values are listed. The RclassA value must be inserted between CLA and VPN. Likewise, the RclassB value must be inserted between CLB and VPN. Eventually, when implementing a Class 1, 2, 3 or 4 PD, the CLA and CLB pins can be shorted together to the same single resistor. Powered Device Interface The NCP1096 is located at the interface of the PD and will interact with the Power Sourcing Equipment (PSE) over the Ethernet cable. NCP1096 allows the device to be powered by an IEEE 802.3af/at or −3bt compliant PSE. It provides a detection signature, classification handshaking, inrush current limitation and operational overcurrent protection. A block diagram is shown in Figure 2. Each section will be explained in more detail below. Detection During the detection phase, the PSE will check if a valid or a non-valid detection signature is present. This will enable the PSE to differentiate between equipment supporting PoE requesting power and equipment either not supporting PoE or not requesting power. In order to be able to present a valid detection signature to the PSE, a 26.1 kW resistor must be inserted between the COSC and DET pins of NCP1096. During the detection phase all blocks of the chip are in power-down except for an internal reference, a comparator and two switches. When the voltage at the PD power interface is within the detection range, the COSC pin is pulled to VPP and the DET pin is pulled to VPN, resulting in the PD presenting a valid detection signature. The offset voltage of the input rectifier bridge should be between 0 and 1.7 V in the detection range (2.7 V ≤ VPD ≤ 10.1 V). When the PSE has detected a valid detection signature and continues towards powering on the PD, the COSC and DET switches are turned off in order to reduce the current consumption of the PD. Table 1. CLASSIFICATION RESISTOR VALUE PD Power RCLASSA (Note 7) RCLASSB (Note 7) 0 (Note 6) 13 W 4.5 kW 4.5 kW 1 3.84 W 909 W 909 W 2 6.49 W 511 W 511 W 3 13 W 332 W 332 W 4 25.5 W 232 W 232 W 5 40.0 W 232 W 4.5 kW 6 51.0 W 232 W 909 W 7 62.0 W 232 W 511 W 8 71.3…90 W 232 W 332 W PD Class 6. 3bt compliant PDs should use Class 1, 2 or 3 instead of Class 0. 7. All resistors must be 1% accurate. Once the PSE device has detected the PD device, the classification process begins. The NCP1096 is fully capable of responding and completing classification with all PSE types described in the 802.3af/at and −3bt PoE Standard. The Class requested by NCP1096 during classification is determined by the resistors connected to the CLA and CLB pins. Depending on the power the PSE is able to deliver to the PD, the PSE will generate a different number of class-mark events. This will determine the amount of power the PD is allowed to use. Next to that, the NCP1096 is able to distinguish between a 3bt compliant PSE and a 3af/at compliant PSE. Therefor a 1 nF capacitor must be inserted between COSC and VPN. The classification results will be written to the status outputs NCL, NCM and LCF. The offset voltage of the input rectifier bridge should be between 0 and 2 V in the detection range (14.5 V ≤ VPD ≤ 20.5 V). During a class event, the power dissipation in the Rclass resistor can be significant (Vcsr2/Rclass) and its package size must be chosen properly. When the port voltage rises above Vcldis the class drivers will be disabled in order to limit the power dissipation. VPP COSC RDET DET 1,2 V VPN Figure 4. Detection Circuit www.onsemi.com 8 NCP1096 Inrush Current Limiting This PGO output MUST be used to hold off the adjacent main DC/DC converter as well any significant load present between VPP and RTN. This is important in order not to further increase the already significant stress in the pass-switch during inrush. Figure 5 shows how to hold off a significant load and a DC/DC converter which has either an /EN, EN or UVLO input. When the PSE has successfully assigned the PD to a specific Class in correspondence with the power the PSE is able to deliver, the PSE will increase the voltage at its power interface up to its internal power supply voltage. NCP1096 will enter the inrush current control state once its port voltage rises above the UVLO_H threshold. In this state, NCP1096 will control the charging of its port capacitance CPD located between VPP and RTN by operating the pass switch transistor in the active region. The current through the pass switch is regulated by monitoring the voltage over an internal sense resistor RSNS = 25 mW. NCP1096 will limit the inrush current well below the PSE inrush threshold while charging its port capacitance. The nominal level of the inrush current is 110 mA typ. The NCP1096 will exit the inrush current control state when the voltage between RTN and VPN is smaller than 0.8 V and the gate voltage rises above 8.5 V. At this stage, the port capacitance can be considered to be fully charged, and NCP1096 will enter the normal operation mode with the pass switch completely turned on. In case of an output short error condition, the inrush current control state will be aborted to protect the pass-switch. In order not to be considered as a short, the port capacitance should be chosen not to have too high a value (above 1 mF). Class 1 and 2 PDs should operate according to their power Class 50 ms after the UVLO_H threshold was crossed. Therefore it is recommended to limit the port capacitance to 59 mF for Class1 PDs and to 99 mF for Class2 PDs. System Start-up Once NCP1096 exits the inrush current control state, it will make the PGO output floating, indicating the main DC/DC converter − and eventually the system − is allowed to start. This also indicates NCP1096 will no longer actively limit the current and/or the power, as the pass switch is on and will be left turned on. PDs requesting Class 4 or higher need to take into account that they can be underpowered and need to implement some basic functionality with Class 3 power level. Also, the microcontroller will only be able to read the classification result after system startup. Therefore the main DC/DC converter and the system must be able to start up with Class 3 power (or lower for Class 1 and Class 2 PDs) and turn on higher power loads only if this is allowed by the PSE assigned Class. Even when being assigned to Class 4 or higher by the PSE, the PD is only allowed to use this increased power level 80 ms after the UVLO_H threshold was crossed. The nominal delay introduced to charge the port capacitance can be calculated from the formula below. t charge (ms) + PGO Indicator VPP VPP VPP Load Load RT1 RT1 EN PGO NCP1096 to DC/DC 14 14 D1 Q1 PGO Q1 D1 NCP1096 RTN RTN EN to DC/DC VPP RT1 PGO VPP Load 14 Q1 D1 RT2 NCP1096 RTN UVLO CT 103 (eq. 1) As an example, it typically takes 80 ms to charge a 165 mF capacitor to 50 V. Depending mainly on the chosen port capacitor value, this 80 ms delay may or may not yet have passed when the NCP1096 exits the inrush current control state. While in the inrush current control state, the PGO output will be held low by NCP1096. VPP C pd (mF) @ V pd (V) to DC/DC RB Figure 5. PGO Interfacing www.onsemi.com 9 NCP1096 NCM and NCL Indicators LCF Indicator The state of the NCM and NCL outputs provides information about the power level that the PSE has assigned to the PD during classification. These status outputs are actually only relevant for PDs requesting Class 4 or higher as those need to take into account that they can be underpowered. See Table 2 to determine the assigned power based on the NCM and NCL outputs and the requested Class. An underpowered PD can eventually be assigned to Class 3, 4 or 6. The state of the LCF output provides information (retrieved during classification) about the type of PSE the PD is connected to. • LCF is left floating: The PSE is categorized according to 802.3af/at (PSE Type 1 or Type 2). • LCF is low: The PSE is categorized according to 802.3bt (PSE Type 3 or Type 4). Table 2. CLASSIFICATION RESULT OVERVIEW Maintain Power Signature There is a minimum amount of current a PD needs to draw in order to allow the PSE to determine if the PD is still connected. This is called the Maintain Power Signature (MPS). If the PD no longer maintains this, the PSE may disconnect the power. Requested Class NCM NCL Assigned Class Assigned Power 4 open open 3 13 W open low 4 25.5 W low X open open 3 13 W open low 4 25.5 W 16 mA low X 5 40 W 10 mA open open 3 13 W open low 4 25.5 W low X 6 51 W open open 3 13 W open low 4 25.5 W low open 6 51 W low low 7 62 W open open 3 13 W open low 4 25.5 W low open 6 51 W low low 8 71.3…90 W 5 6 7 8 IPORT 7 ms Short MPS MPS 250 ms 75 ms Figure 6. MPS The current needs to be at or above a certain current threshold (IPort_MPS,Min) during at least a certain amount of time (TMPS_PD,Min). If this has been the case, the current may fall below the threshold for at most a certain dropout period (TMPDO_PD,Max). Whether or not the lower power short MPS may be used depends upon the state of the LCF output. Table 3. MPS TIMING PDs assigned to Class 8 may consume greater than 71.3 W as long as they guarantee not to exceed the 90 W power limit at the PSE power interface. Operation beyond 71.3 W is, however, only possible if additional information is available to the PD regarding the actual link section DC resistance between the PSE and the PD. The application should always operate at or below the assigned power limit. Failing to do so will result in the PSE disconnecting the PD. LCF TMPS_PD,Min TMPDO_PD,Max open 75 ms 250 ms low 7 ms 310 ms For PDs requesting Class 4 or less the MPS current threshold will always be 10 mA. For PDs requesting Class 5 or above the MPS current threshold will depend upon the assigned Class (which in fact can be determined by the state of the NCM output). www.onsemi.com 10 NCP1096 Peak Power and Transients Table 4. MPS CURRENT Assigned Class IPort_MPS,Min ≤4 10 mA ≥5 16 mA Although the PoE standard allows the PD to draw slightly higher peak power during a short time, making use of this is not recommended. It is best to keep this additional margin only to be able to withstand voltage transients on the PSE side. The required recovery time for transients also limits the amount of the port capacitance that can be used. An important remark is that the PD load current will be low-pass filtered by its port capacitance and the actual resistance of the cable. This should be taken into account when generating current pulses for MPS. The PD needs to maintain the MPS as soon as its port voltage rises above the UVLO_H threshold. Depending on the amount of port capacitance and the type of PSE it is connected to, the time duration of the inrush current control state might or might not be enough (TMPS_PD,Min) to count as the first valid current pulse. In combination with 3bt PSEs this will usually not be a problem as it typically takes 7 ms to charge just a 14.4 mF cap to 50 V. In combination with 3af/at PSEs the situation is different as it typically takes 75 ms to charge a 176 mF cap to 44 V. Under Voltage Lockout If the port voltage falls below the UVLO_L threshold and remains low for a sufficient amount of time, NCP1096 will enter the poweroff state and turn off the pass switch. Once the port voltage falls below the reset threshold Vrst, the NCP1096 will re−enter the idle state and can again be detected as a PD requesting power. Operational Current Protection In the normal operation mode, NCP1096 will monitor the current through the pass switch and provide protection against soft and hard shorts. Soft shorts are detected if the current is above the short circuit threshold IOC (6.4 A typ) and a time out delay of 960 ms is passed. After this time-out delay the pass switch is disabled. A hard short is detected if the voltage across the pass-switch and sense resistor is above VOC (1.2 V typ). The pass gate is switched off within 18 ms in this case. Once an overcurrent condition is detected during the normal operation mode, the NCP1096 will transition to the offline state and remain there until the port voltage falls below the reset threshold Vrst. Autoclass 802.3bt foresees an optional extension of classification known as Autoclass. This allows a 3bt certified PSE to better allocate its power among different PDs. When the ACS pin is connected to VPN, Autoclass is disabled. When the ACS pin is left floating, Autoclass is enabled and NCP1096 will request an Autoclass measurement to a 3bt type of PSE during classification. If Autoclass is enabled and the LCF output is low, the system must go to the maximum power state according to its assigned Class no later than 1.35 s after power has been applied, and keep the maximum load active until at least 3.65 s after power has been applied. During this period, the PSE will measure the maximum power draw of the PD and allocate this amount of power to the PD. Thermal Shutdown The NCP1096 includes a thermal shutdown which protects the device in the case that the junction temperature is too high. An on-chip sensor monitors the temperature. Once the thermal shutdown threshold (TSD_H) is exceeded, all functions are disabled and the device goes into the offline state. The device will remain in offline until the junction temperature drops below TSD_L and the port voltage falls below the reset threshold Vrst. www.onsemi.com 11 NCP1096 Figure 7. Complete Start-up Diagram of a Class 8 PD with Autoclass www.onsemi.com 12 NCP1096 PoE System Overview The overall PoE standard distinguishes between four Types of PSEs and four Types of PDs. • Type 1 PSEs and PDs behave according to 802.3af/at • Type 2 PSEs and PDs behave according to 802.3at • Type 3 and 4 PSEs and PDs behave according to 802.3bt An important parameter is the cable DC resistance (determined by cable type and length). In general Cat 5 cabling is required when using a Type 3 or Type 4 PD or PSE in the system or when both PSE and PD are of Type 2. Operation over 4-pair is reserved for Type 3 and 4 PSEs. Table 5 gives an overview of the system parameters that are allowed and required for operation at a certain power level (assigned Class). Table 5. SYSTEM PARAMETERS OVERVIEW Assigned Class 1 2 3 PSE Type Minimum Cabling Type Number of Powered Pairs PD Type Requested Class Standard 1 Cat 3 (Note 8) 2p 1 1 802.3af/at 2 Cat 3 3, 4 Cat 3 2p/4p 3 1, 2 Cat 3 2p 1 3 Cat 5 (Note 9) 2p/4p 3 4 Cat 5 1 Cat 3 2p 1 0, 3 802.3af 1 Cat 3 (Note 10) 2p 1 0, 3 802.3at 2 4 1 0, 3 802.3af/at 2 4 802.3at 3 3, 4/5/6 802.3bt 4 7/8 2p 2 4 802.3at 2p/4p 3 4/5/6 802.3bt 4 7/8 5 802.3bt 802.3bt 2 3, 4 4 2 Cat 3 Cat 5 Cat 5 3, 4 2p/4p 802.3bt 2 802.3af/at 802.3bt 5 3, 4 Cat 5 4p 3 6 3, 4 Cat 5 4p 3 6 4 7, 8 7 4 Cat 5 4p 4 7 802.3bt 8 4 Cat 5 4p 4 8 802.3bt 8. Critical for: 44 V/4 W source connected to 3.84 W load over 20 W. 9. Critical for: 50 V/6.7 W source connected to 6.49 W load over 12.5 W. 10. Critical for: 44 V/15.4 W source connected to 13 W load over 20 W. www.onsemi.com 13 NCP1096 Auxiliary Supply Dual-signature PD To support applications connected to non-PoE enabled networks and to minimize the bill of materials, the NCP1096 supports drawing power from an alternate or local power source and allows a simplified design with auxiliary supply priority. NCP1096 has a high voltage compliant AUX input pin. If the AUX pin voltage rises above the AUX_H threshold and remains high for a sufficient amount of time, the NCP1096 will turn off the pass switch and transition to the offline state (indicated by NCM, NCL and LCF being left floating). Disabling the pass switch based on the AUX input is useful for PD applications where the auxiliary supply has to be dominant over the PoE supply. When the auxiliary supply is inserted into a PoE powered application, the pass switch disconnection will move the current path from the PSE to the rear auxiliary supply. Since the current delivered from the PSE will go below the DC MPS level (as specified in the IEEE 802.3af/at, −3bt standard) the PSE will disconnect the PoE−PD. The auxiliary supply is connected between VPP and RTN with a serial diode D1 between VPP and VAUX+, as shown in Figure 8. It is recommended to use the circuit with PNP transistor in combination with an auxiliary supply. Up to now the description has been for a PD compliant to IEEE 802.3af/at or a single-signature PD compliant to IEEE 802.3bt. The IEEE 802.3bt standard also introduces the concept of a dual-signature PD. These have a separate input bridge rectifier and PD controller for each alternative or mode (A and B). The maximum input average power is different for a Class 5 dual-signature PD (35.6…45 W) compared to a Class 5 single-signature PD. More general, a dual-signature PD uses a different classB resistance value. VPP Table 6. CLASSIFICATION RESISTOR VALUE VPP NCP1096 Rb 8 1 909 W 4.5 kW 3.84 W 2 511 W 4.5 kW 6.49 W 3 332 W 4.5 kW 13 W 4 232 W 4.5 kW 25.5 W 5 232 W 332 W 35.6…45 W Requested Class NCM NCL Assigned Class 4 open open 3 13 W open low 4 25.5 W low X open open 3 13 W open low 4 25.5 W low X 5 35.6…45 W Rbb RTN VPN Cb PD Power Table 7. CLASSIFICATION RESULT OVERVIEW Rt AUX RCLASSB (Note 11) The NCM, NCL and LCF outputs behave in a similar way. VAUX + 4 RCLASSA (Note 11) 11. All resistors must be 1% accurate. D1 Q1 PD Class VAUX − 12, EP 5 VPN RTN Figure 8. AUX Pin Interfacing It is necessary that the port voltage falls below the reset threshold Vrst for the NCP1096 to re−enter the idle state in which it can again be detected as a PD requesting power. If a too low aux (10.1 V…24.5 V) is inserted before the UVLO threshold was crossed by the PSE, the class driver could become unintentionally activated. The resulting large additional current draw can be easily prevented if the auxiliary supply is detected at a Vport voltage below 10.1 V. This is accomplished by taking Rt = 33 kW and Rb = 15 kW. Assigned Power The MPS timing is the same for dual-signature PDs and can be retrieved from Table 3 based on the LCF output. The MPS current threshold however is always 10 mA for dual-signature PDs (on each pairset), even if assigned to Class 5. Dual-signature PDs never have Autoclass implemented, so ACS should be connected to VPN. Reference All information regarding Power over Ethernet over 4 Pairs can be found in document IEEE 802.3btt−2018 which is an amendment to IEEE Std 802.3t−2018. GBR Output If the AUX input pin of NCP1096 is pulled high, it will immediately drive the GBR pin low. This allows the GreenBridge input rectifiers to be disabled. The GBR pin must be used to disable the GreenBridge when a high voltage (> 30 V) auxiliary supply is used in order to be sure the PD does not source power. www.onsemi.com 14 NCP1096 SIMPLIFIED APPLICATION SCHEMATIC WITH AUXILIARY SUPPLY VAUX(+) Auxiliary Supply VAUX(−) DATA + BS termination Rt Q1 RJ45 Cb 1 DA+ Rb Rbb U2 2 DA− G2 DB+ DC+ Vpd,A GDC 3 FDMQ8205A G1 G3 OUTP CPD U1 OUTN G4 4 RDET 7 IN1 5 5 U3 6 DB− DD+ GDC Vpd,B 7 G1 G3 FDMQ8205A OUTP Vport D1 C1 RCLASSA 3 6 OUTN VPP AUX DET PGO COSC CLA CLB NCM NCL LCF ACS GBR 8 D3 8 RTN VPN IN1 DD− 2 RCLASSB G4 4 COSC IN2 G2 1 NCP1096 DC− D2 IN2 12 To DC/DC Controller 14 15 16 To μC 13 11 EP Figure 9. General Application Schematic with Auxiliary Supply TYPICAL BILL OF MATERIALS Reference designator Description Value (nominal) U1 PoE Interface U2, U3 GreenBridge™ Rectifier Tolerance Manufacturer Part Number NCP1096 ON Semiconductor NCP1096 FDMQ8205A ON Semiconductor FDMQ8205A D1 TVS Protection 58 V Littelfuse SMBJ58A C1 VPP decoupling capacitor 100 nF / 100 V ±10% Walsin 0805B104K101CT COSC Oscillator capacitor 1 nF ±2% Murata GRM1885C1H102GA01D CPD VPP bulk capacitor 10 μF / 80 V ±20% Panasonic EEEFK1K100XP RDET Detection resistor 26.1 kΩ ±1% Panasonic ERJ3EKF2612V RCLASSA Classification resistor A 232 Ω ±1% Panasonic ERJ8ENF2320V RCLASSB Classification resistor B 332 Ω ±1% Panasonic ERJ6ENF3320V D2 Schottky Rectifier 8 A / 60 V ON Semiconductor NRVTS860EMFS D3 Dual Diode 100 V ON Semiconductor BAV70LT1G Cb AUX filter capacitor 47 pF ±5% Yageo CC0603JRNPO8BN470 Rt AUX top resistor 33 kΩ ±1% Panasonic ERJ3EKF3302V Rb AUX bottom resistor 15 kΩ ±1% Panasonic ERJ3EKF1502V Rbb Base resistor 62 kΩ ±1% Panasonic ERJ3EKF6202V Q1 PNP Transistor 80 V ON Semiconductor BC856BLT1G GreenBridge is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. www.onsemi.com 15 MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS TSSOP16, 4.4x5 EXPOSED PAD CASE 948BV ISSUE O TOP VIEW END VIEW DATE 22 JUN 2017 BOTTOM VIEW SIDE VIEW SYMBOL A A1 A2 b c D E E1 e L L1 N P R S θ MIN NOM MAX 1.10 0.15 0.95 0.30 0.20 5.10 6.50 4.50 0.05 0.85 0.19 0.13 4.90 6.30 4.30 0.65 BSC 1.00 REF 0.75 1.00 6.70 4.80 0.47 0.45 0.90 6.50 4.60 0.37 0º X Y LAND PATTERN Notes: (1) All dimensions are in millimeters. Angles in degrees. (2) Complies with JEDEC MO-153 variations ABT. 8º 3.33 REF 2.76 REF DOCUMENT NUMBER: DESCRIPTION: 98AON65408G Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red. TSSOP16, 4.4X5 EXPOSED PAD PAGE 1 OF 1 ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others. © Semiconductor Components Industries, LLC, 2019 www.onsemi.com onsemi, , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba “onsemi” or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided “as−is” and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. “Typical” parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com onsemi Website: www.onsemi.com ◊ TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800−282−9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative
NCP1096PAR2G 价格&库存

很抱歉,暂时无法提供与“NCP1096PAR2G”相匹配的价格&库存,您可以联系我们找货

免费人工找货
NCP1096PAR2G
    •  国内价格
    • 5+25.31680
    • 10+21.48940
    • 100+19.49300

    库存:0