NCP346

NCP346 Overvoltage Protection IC The NCP346 Overvoltage Protection circuit (OVP) protects sensitive electronic circuitry from overvoltage transients and power supply faults when used in conjunction with an external P−channel FET. The device is designed to sense an overvoltage condition and quickly disconnect the input voltage supply from the load before any damage can occur. The OVP consists of a precise voltage reference, a comparator with hysteresis, control logic, and a MOSFET gate driver. The OVP is designed on a robust BiCMOS process and is intended to withstand voltage transients up to 30 V. The device is optimized for applications that have an external AC/DC adapter or car accessory charger to power the product and/or recharge the internal batteries. The nominal overvoltage thresholds are 4.45 and 5.5 V and can be adjusted upward with a resistor divider between the VCC, IN, and GND pins. It is suitable for single cell Li−Ion applications as well as 3/4 cell NiCD/NiMH applications. Features http://onsemi.com THIN SOT−23−5 SN SUFFIX CASE 483 5 1 PIN CONNECTIONS & MARKING DIAGRAM OUT 1 GND 2 3 (Top View) xxx = SQZ for NCP346SN1 = SRD for NCP346SN2 A = Asembly Location Y = Year W = Work Week G = Pb−Free Package (Note: Microdot may be in either location) 5 VCC xxxAYWG G • • • • • • • • Overvoltage Turn−Off Time of Less Than 1.0 msec Accurate Voltage Threshold of 4.45 V and 5.5 V (Nominal) CNTRL Input Compatible with 1.8 V Logic Levels These are Pb−Free Devices CNTRL 4 IN Typical Applications Cellular Phones Digital Cameras Portable Computers and PDAs Portable CD and other Consumer Electronics ORDERING INFORMATION Device Package Shipping† 3000 / Tape & Reel (7 inch Reel) NCP346SN1T1G SOT−23−5 (Pb−Free) NCP346SN2T1G †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. Schottky Diode AC/DC Adapter or Accessory Charger (optional) IN + − Vref NCP346 GND CNTRL VCC P−CH + Logic FET Driver C1 OUT LOAD (optional) Microprocessor port Note: This device contains 89 active transistors Figure 1. Simplified Application Diagram © Semiconductor Components Industries, LLC, 2006 1 September, 2006 − Rev. 6 Publication Order Number: NCP346/D NCP346 VCC (5) IN (4) VCC V5 Pre−regulator R1 VCC LOGIC BLOCK ON/OFF OUT DRIVER OUT (1) + COMP − R2 Bandgap Reference CNTRL (3) GND (2) Figure 2. Detailed Block Diagram PIN FUNCTION DESCRIPTIONS Pin # 1 Symbol OUT Pin Description This signal drives the gate of a P−channel MOSFET. It is controlled by the voltage level on IN or the logic state of the CNTRL input. When an overvoltage event is detected, the OUT pin is driven to within 1.0 V of VCC in less than 1.0 msec provided that gate and stray capacitance is less than 12 nF. Circuit Ground This logic signal is used to control the state of OUT and turn−on/off the P−channel MOSFET. A logic High results in the OUT signal being driven to within 1.0 V of VCC which disconnects the FET. The input is tied Low via an internal 50 kW pull−down resistor. It is recommended that the input be connected to GND if it is not used. This pin senses an external voltage point. If the voltage on this input rises above the overvoltage threshold (Vth), the OUT pin will be driven to within 1.0 V of VCC, thus disconnecting the FET. The nominal threshold level can be increased with the addition of an external resistor divider between IN, VCC, and GND. Positive Voltage supply. OUT is guaranteed to be in low state (MOSFET ON) as long as VCC remains above 2.5 V, and below the overvoltage threshold. 2 3 GND CNTRL 4 IN 5 VCC TRUTH TABLE IN Vth CNTRL L H L H OUT GND VCC VCC VCC http://onsemi.com 2 NCP346 MAXIMUM RATINGS (TA = 25°C unless otherwise noted.) Rating OUT Voltage to GND Input and CNTRL Pin Voltage to GND Input Pin Voltage to VCC VCC Maximum Range Maximum Power Dissipation at TA = 85°C Thermal Resistance, Junction−to−Air Junction Temperature Operating Ambient Temperature VCNTRL Operating Voltage Storage Temperature Range Pin 1 4 3 4, 5 5 − − − − 3 − Symbol VO Vinput VCNTRL V(VCC, IN) VCC(max) PD RqJA TJ TA − Tstg Min −0.3 −0.3 −0.3 −0.3 −0.3 − − − −40 0 −65 Max 30 30 13 15 30 0.216 300 150 85 5.0 150 Unit V V V V W °C/W °C °C V °C Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. ATTRIBUTES Characteristic ESD Protection Human Body Model (HBM) per JEDEC Standard JESD22−A114 Machine Model (MM) per JEDEC Standard JESD22−A114 Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1) Transistor Count Latchup Current Maximum Rating per JEDEC Standard EIA/JESD78 1. For additional Moisture Sensitivity information, refer to Application Note AND8003/D. Value v 2.5 kV v 250 V Level 1 89 v 150 mA http://onsemi.com 3 NCP346 ELECTRICAL CHARACTERISTICS (NCP346SN1T1) (For typical values TA = 25°C, for min/max values TA = −40°C to +85°C unless otherwise noted.) Characteristic VCC Operating Voltage Range Total Supply Current (IN Connected to VCC; ON Mode, VCC = 4.0 V, CNTRL Pin Floating, Steady State) Total Supply Current (IN Connected to VCC; OFF Mode Driven by CNTRL Pin, VCC = 4.0 V, VCNTRL = 1.5 V, Steady State) Total Supply Current (IN Connected to VCC; OFF Mode Driven by Overvoltage, VCC = 5.0 V, CNTRL Pin Floating, Steady State) Input Threshold (IN Connected to VCC; VCC Increasing) Input Threshold (IN Connected to VCC; VCC Decreasing) Input Hysteresis (IN Connected to VCC) Input Impedance of IN Pin CNTRL Voltage High CNTRL Voltage Low CNTRL Current High (Vih = 5.0 V) CNTRL Current Low (Vil = 0.5 V) Output Voltage High (IN Connected to VCC, VCC = 5.0 V) Isource = 10 mA Isource = 0.25 mA Isource = 0 mA Output Voltage Low (IN Connected to VCC, VCC = 4.0 V, CNTRL Pin Floating) Isink = 0 mA Output Sink Current (IN Connected to VCC, VCC = 4.0 V, CNTRL Pin Floating, VOUT = 1.0 V) Turn ON Delay – Input (IN Connected to VCC; VCC Steps Down from 5.0 V to 4.0 V, Cload = 12 nF, Measured to Vout < 1.0 V) Turn OFF Delay – Input (IN Connected to VCC; VCC Steps Up from 4.0 V to 5.0 V, Cload = 12 nF, Measured to VOUT > VCC − 1.0 V) Turn OFF Delay – CNTRL (IN Connected to VCC; VCC = 4.0 V, VCNTRL Steps from 0.5 V to 2.0 V, Cload = 12 nF, Measured to VOUT > VCC − 1.0 V) Pin 5 4,5 4,5 4,5 4 4 4 4 3 3 3 3 1 Symbol VCC(opt) Icc on Icc off CNTRL Icc off IN Vth (LH) Vth (HL) Vhyst Rin VIH VIL IIH IIL Voh VCC − 1.0 VCC − 0.25 VCC − 0.1 1 Vol − − 0.1 V Min 2.5 − − − 4.3 4.3 − 30 1.5 − − − Typ − 650 700 750 4.45 4.4 50 55 − − 90 9.0 − Max 25 1200 1200 1200 4.6 4.6 − 85 − 0.5 200 20 − Unit V mA mA mA V V mV kW V V mA mA V 1 1 1 1 Isink ton IN toff IN toff CNTRL 4.0 − − − 10 1.8 0.6 0.5 16 3.5 1.0 1.0 mA msec msec msec http://onsemi.com 4 NCP346 ELECTRICAL CHARACTERISTICS (NCP346SN2T1) (For typical values TA = 25°C, for min/max values TA = −40°C to +85°C unless otherwise noted.) Characteristic VCC Operating Voltage Range Total Supply Current (IN Connected to VCC; ON Mode, VCC = 5.0 V, CNTRL Pin Floating, Steady State) Total Supply Current (IN Connected to VCC; OFF Mode Driven by CNTRL Pin, VCC = 5.0 V, VCNTRL = 1.5 V, Steady State) Total Supply Current (IN Connected to VCC; OFF Mode Driven by Overvoltage, VCC = 6.0 V, CNTRL Pin Floating, Steady State) Input Threshold (IN Connected to VCC; VCC Increasing) Input Threshold (IN Connected to VCC; VCC Decreasing) Input Hysteresis (IN Connected to VCC) Input Impedance of IN Pin CNTRL Voltage High CNTRL Voltage Low CNTRL Current High (Vih = 5.0 V) CNTRL Current Low (Vil = 0.5 V) Output Voltage High (IN Connected to VCC, VCC = 6.0 V) Isource = 10 mA Isource = 0.25 mA Isource = 0 mA Output Voltage Low (IN Connected to VCC, VCC = 5.0 V, CNTRL Pin Floating) Isink = 0 mA Output Sink Current (IN Connected to VCC, VCC = 5.0 V, CNTRL Pin Floating, VOUT = 1.0 V) Turn ON Delay – Input (IN Connected to VCC; VCC Steps Down from 6.0 V to 5.0 V, Cload = 12 nF, Measured to Vout < 1.0 V) Turn OFF Delay – Input (IN Connected to VCC; VCC Steps Up from 5.0 V to 6.0 V, Cload = 12 nF, Measured to VOUT > VCC − 1.0 V) Turn OFF Delay – CNTRL (VCNTRL Steps Up from 0.5 V to 2.0 V, VCC = 5.0 V, Cload = 12 nF, Measured to VOUT > VCC − 1.0 V) Pin 5 4, 5 4, 5 4, 5 4 4 4 4 3 3 3 3 1 Symbol VCC(opt) Icc on Icc off CNTRL Icc off IN Vth (LH) Vth (HL) Vhyst Rin VIH VIL IIH IIL Voh VCC − 1.0 VCC − 0.25 VCC − 0.1 1 Vol − − 0.1 V Min 2.5 − − − 5.3 5.3 − 30 1.5 − − − Typ − 650 700 750 5.5 5.45 50 60 − − 95 9.0 − Max 25 1200 1200 1200 5.7 5.7 − 100 − 0.5 200 20 − Unit V mA mA mA V V mV kW V V mA mA V 1 1 1 1 Isink ton IN toff IN toff ICNTRL 4.0 − − − 10 1.8 0.5 0.6 16 4.5 1.0 1.0 mA msec msec msec http://onsemi.com 5 NCP346 APPLICATION INFORMATION NTHS4101PT1 MBRM130LT1 AC/DC Adapter or Accessory Charger (optional) IN Zener Diode (optional) + − Vref NCP346 GND CNTRL Microprocessor port FET Driver Zener Diode OUT (optional) + C1 LOAD VCC P−CH Schottky Diode (opt.) Logic Figure 3. Introduction In many electronic products, an external AC/DC wall adapter is used to convert the AC line voltage into a regulated DC voltage or a current limited source. Line surges or faults in the adapter may result in overvoltage events that can damage sensitive electronic components within the product. This is becoming more critical as the operating voltages of many integrated circuits have been lowered due to advances in sub−micron silicon lithography. In addition, portable products with removable battery packs pose special problems since the pack can be removed at any time. If the user removes a pack in the middle of charging, a large transient voltage spike can occur which can damage the product. Finally, damage can result if the user plugs in the wrong adapter into the charging jack. The challenge of the product designer is to improve the robustness of the design and avoid situations where the product can be damaged due to unexpected, but unfortunately, likely events that will occur as the product is used. Circuit Overview To address these problems, the protection system above has been developed consisting of the NCP346 Overvoltage Protection IC and a P−channel MOSFET switch such as the MGSF3441. The NCP346 monitors the input voltage and will not turn on the MOSFET unless the input voltage is within a safe operating window that has an upper limit of the overvoltage detection threshold. A Zener diode can be placed in parallel to the load to provide for secondary protection during the brief time that it takes for the NCP346 to detect the overvoltage fault and disconnect the MOSFET. The decision to use this secondary diode is a function of the charging currents expected, load capacitance across the battery, and the desired protection voltage by analyzing the dV/dT rise that occurs during the brief time it takes to turn−off the MOSFET. For battery powered applications, a low−forward voltage Schottky diode such as the MBRM120LT3 can be placed in series with the MOSFET to block the body diode of the MOSFET and prevent shorting the battery out if the input is accidentally shorted to ground. This provides additional voltage margin at the load since there is a small forward drop across this diode that reduces the voltage at the load. When the protection circuit turns off the MOSFET, there can be a sudden rise in the input voltage of the device. This transient can be quite large depending on the impedance of the supply and the current being drawn from the supply at the time of an overvoltage event. This inductive spike can be clamped with a Zener diode from IN to ground. This diode breakdown voltage should be well above the worst case supply voltage provided from the AC/DC adapter or Cigarette Lighter Adapter (CLA), since the Zener is only intended to clamp the transient. The NCP346 is designed so that the IN and VCC pin can safely protect up to 25 V and withstand transients to 30 V. Since these spikes can be very narrow in duration, it is important to use a high bandwidth probe and oscilloscope when prototyping the product to verify the operation of the circuit under all the transient conditions. A similar problem can result due to contact bounce as the DC source is plugged into the product. For portable products it is normal to have a capacitor to ground in parallel with the battery. If the product has a battery pack that is easily removable during charging, this scenario should be analyzed. Under that situation, the charging current will go into the capacitor and the voltage may rise rapidly depending on the capacitor value, the charging current and the power supply response time. http://onsemi.com 6 NCP346 Normal Operation which equates to: VCC + Vx(1 ) R1 R2 ) R1 Rin) (eq. 2) Figure 1 illustrates a typical configuration. The external adapter provides power to the protection system so the circuitry is only active when the adapter is connected. The OVP monitors the voltage from the charger and if the voltage exceeds the overvoltage threshold, Vth, the OUT signal drives the gate of the MOSFET to within 1.0 V of VCC, thus turning off the FET and disconnecting the source from the load. The nominal time it takes to drive the gate to this state is 400 nsec (1.0 msec maximum for gate capacitance of < 12 nF). The CNTRL input can be used to interrupt charging and allow the microcontroller to measure the cell voltage under a normal condition to get a more accurate measure of the battery voltage. Once the overvoltage is removed, the NCP346 will turn on the MOSFET. The turn on circuitry is designed to turn on the MOSFET more gradually to limit the in−rush current. This characteristic is a function of the threshold of the MOSFET and will vary depending on the device characteristics such as the gate capacitance. There are two events that will cause the OVP to drive the gate of the FET to a HIGH state. • Voltage on IN Rises Above the Overvoltage Detection Threshold • CNTRL Input is Driven to a Logic HIGH Adjusting the Overvoltage Detection Point with External Resistors So, as Rin approaches infinity: VCC + Vx(1 ) R1 R2) (eq. 3) This shows that Rin shifts the Vth detection point in accordance to the ratio of R1 / Rin. However, if R1