NCV7349
High Speed Low Power CAN
Transceiver
Description
The NCV7349 CAN transceiver is the interface between
a controller area network (CAN) protocol controller and the physical
bus. The transceiver provides differential transmit capability to the bus
and differential receive capability to the CAN controller.
The NCV7349 is a new addition to the CAN high−speed transceiver
family complementing NCV734x CAN family and previous generations
of CAN transceivers such as AMIS42665, AMIS3066x, etc.
Due to the wide common−mode voltage range of the receiver inputs
and other design features, the NCV7349 is able to reach outstanding
levels of electromagnetic susceptibility (EMS). Similarly, very low
electromagnetic emission (EME) is achieved by the excellent
matching of the output signals.
www.onsemi.com
MARKING
DIAGRAM
8
8
SOIC−8
CASE 751AZ
Features
•
•
(Note: Microdot may be in either location)
PIN ASSIGNMENT
8
1
TxD
STB
2
GND
3
VCC
NV7349−0
ALYWG
G
•
•
•
•
•
•
•
•
•
1
NV7349−x = Specific Device Code
x = 0 or 3
A
= Assembly Location
L
= Wafer Lot
Y
= Year
W
= Work Week
G
= Pb−Free Package
• Compatible with the ISO 11898−5 Standard
• High Speed (up to 1 Mbps)
• VIO Pin on NCV7349−3 Version Allowing Direct Interfacing with
3 V to 5 V Microcontrollers
Very Low Current Standby Mode with Wake−up via the Bus
Low Electromagnetic Emission (EME) and Extremely High
Electromagnetic Immunity
Very Low EME without Common−mode (CM) Choke
No Disturbance of the Bus Lines with an Un−powered Node
Transmit Data (TxD) Dominant Time−out Function
Under All Supply Conditions the Chip Behaves Predictably
Very High ESD Robustness of Bus Pins, >10 kV System ESD Pulses
Thermal Protection
Bus Pins Short Circuit Proof to Supply Voltage and Ground
Bus Pins Protected Against Transients in an Automotive
These are Pb−Free Devices
NV7349−x
ALYW G
G
1
7
CANH
6
CANL
5
4
NC
RxD
NCV7349D10R2G
(Top View)
Quality
• NCV Prefix for Automotive and Other Applications Requiring
1
8
2
7
TxD
STB
GND
Typical Applications
3
• Automotive
• Industrial Networks
VCC
NV7349−3
ALYWG
G
Unique Site and Control Change Requirements; AEC−Q100
Qualified and PPAP Capable
CANH
6
CANL
5
4
VIO
RxD
NCV7349D13R2G
(Top View)
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 10 of this data sheet.
© Semiconductor Components Industries, LLC, 2014
December, 2014 − Rev. 1
1
Publication Order Number:
NCV7349/D
NCV7349
Table 1. KEY TECHNICAL CHARACTERISTICS AND OPERATING RANGES
Symbol
Parameter
Conditions
VCC
Power supply voltage
(Note 1)
VUV
Undervoltage detection voltage on pin Vcc
Min
Max
Unit
4.75
(4.5)
5.25
(5.5)
V
2
4
V
VCANH
DC voltage at pin CANH
0 < VCC < 5.5 V; no time limit
−50
+50
V
VCANL
DC voltage at pin CANL
0 < VCC < 5.5 V; no time limit
−50
+50
V
DC voltage at pin CANH and CANL during load
dump condition
0 < VCC < 5.5 V, less than one second
−
+58
V
Electrostatic discharge voltage
IEC 61000−4−2 at pins CANH and CANL
−15
15
kV
Differential bus output voltage in dominant state
45 W < RLT < 65 W
1.5
3
V
Input common−mode range for comparator
Guaranteed differential receiver threshold and leakage current
−35
+35
V
−
15
pF
−
245
ns
−
250
ns
−40
150
°C
VCANH,Lmax
VESD
VO(dif)(bus_dom)
CM−range
Cload
Load capacitance on IC outputs
tpd0
Propagation delay (NCV7349−0 version)
See Figure 7
tpd3
Propagation delay (NCV7349−3 version)
See Figure 7
TJ
Junction temperature
Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond
the Recommended Operating Ranges limits may affect device reliability.
1. In the range of 4.5 V to 4.75 V and from 5.25 V to 5.5 V the chip is fully functional; some parameters may be outside of the specification.
BLOCK DIAGRAM
VCC
VIO (*)
3
5
VIO
NCV7349
7
Thermal
shutdown
TxD
CANH
1
Timer
VIO
STB
RxD
GND
8
4
Mode &
Wake−up
control
6
Driver control
Wake−up
Filter
COMP
2
COMP
*On NCV7349−0 version pin 5 is not connected. VIO supply is provided by VCC.
Figure 1. Block Diagram
www.onsemi.com
2
CANL
NCV7349
TYPICAL APPLICATION
VBAT
IN
5 V − reg
OUT
VCC
VCC
NC
5
STB
TxD
1
RxD
7
NCV7349−0
Micro−
controller
8
3
RLT = 60 W
CANH
CAN
BUS
4
6
CANL
RLT = 60 W
2
GND
GND
Figure 2. Application Diagram, NCV7349−0
VBAT
IN
IN
5 V − reg
OUT
OUT
3 V − reg
VIO
VCC
5
STB
TxD
RxD
1
4
7
NCV7349−3
Micro−
controller
8
3
RLT = 60 W
CANH
CAN
BUS
6
CANL
2
GND
RLT = 60 W
GND
Figure 3. Application Diagram, NCV7349−3
Table 2. PIN FUNCTION DESCRIPTION
Pin
Name
Description
1
TxD
Transmit data input; low input Ù Driving dominant on bus; internal pull−up current
2
GND
Ground
3
VCC
Supply voltage
4
RxD
Receive data output; bus in dominant Ù low output
5
5
NC
VIO
Not connected. On NCV7349−0 only.
Input / Output pins supply voltage. On NCV7349−3 only
6
CANL
Low−level CAN bus line (low in dominant mode)
7
CANH
High−level CAN bus line (high in dominant mode)
8
STB
Standby mode control input; internal pull−up current
www.onsemi.com
3
NCV7349
FUNCTIONAL DESCRIPTION
Standby Mode
NCV7349 has two versions which differ from each other
only by function of pin 5.
NCV7349−0: Pin 5 is not connected. (see Figure 2)
NCV7349−3: Pin 5 is VIO pin, which is supply pin for
transceiver digital inputs/output (supplying pins TxD, RxD,
STB) The VIO pin should be connected to microcontroller
supply pin. By using VIO supply pin shared with
microcontroller the I/O levels between microcontroller and
transceiver are properly adjusted. This adjustment allows in
applications with microcontroller supply down to 3 V to
easy communicate with the transceiver. (See Figure 3)
In standby mode both the transmitter and receiver are
disabled and a very low−power differential receiver
monitors the bus lines for CAN bus activity. The bus lines
are terminated to ground and supply current is reduced to a
minimum, typically 10 mA. When a wake−up request is
detected by the low−power differential receiver, the signal
is first filtered and then verified as a valid wake signal after
a time period of twake, the RxD pin is driven low by the
transceiver to inform the controller of the wake−up request.
VIO Supply pin
The VIO pin available only on NCV7349−3 version
should be connected to microcontroller supply pin. By using
VIO supply pin shared with microcontroller the I/O levels
between microcontroller and transceiver are properly
adjusted. See Figure 3. Pin VIO on NCV7349−3 does not
provide the internal supply voltage for low−power
differential receiver of the transceiver. Detection of
wake−up request is not possible when there is no supply
voltage on pin VCC.
Operating Modes
NCV7349 provides two modes of operation as illustrated
in Table 3. These modes are selectable through pin STB.
Table 3. OPERATING MODES
Pin RxD
Pin
STB
Mode
Low
Normal
Bus dominant
Bus recessive
High
Standby
Wake−up request
detected
No wake−up
request detected
Low
High
Wake−up
When a valid wake−up (dominant state longer than twake)
is received during the standby mode the RxD pin is driven
low. The wake−up detection is not latched: RxD returns to
High state after tdwakedr when the bus signal is released back
to recessive – see Figure 4.
Normal Mode
In the normal mode, the transceiver is able to
communicate via the bus lines. The signals are transmitted
and received to the CAN controller via the pins TxD and
RxD. The slopes on the bus lines outputs are optimized to
give low EME.
>tWake
很抱歉,暂时无法提供与“NCV7349D10R2G”相匹配的价格&库存,您可以联系我们找货
免费人工找货