0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
NLX1G74

NLX1G74

  • 厂商:

    ONSEMI(安森美)

  • 封装:

  • 描述:

    NLX1G74 - Single D Flip-Flop - ON Semiconductor

  • 数据手册
  • 价格&库存
NLX1G74 数据手册
NLX1G74 Single D Flip-Flop The NLX1G74 is a high performance, full function edge−triggered D Flip−Flop in ultra−small footprint. The NLX1G74 input structures provide protection when voltages up to 7.0 V are applied, regardless of the supply voltage. Features http://onsemi.com MARKING DIAGRAM 1 8 1 AA MG G UQFN8 MU SUFFIX CASE 523AN • • • • • • • • Extremely High Speed: tPD = 2.6 ns (typical) at VCC = 5.0 V Designed for 1.65 V to 5.5 V VCC Operation Low Power Dissipation: ICC = 1 mA (Max) at TA = 25°C 24 mA Balanced Output Sink and Source Capability at VCC = 3.0 V Balanced Propagation Delays Overvoltage Tolerant (OVT) Input Pins Ultra Small Package This is a Pb−Free Device AA = Device Code M = Date Code* G = Pb−Free Package (Note: Microdot may be in either location) TRUTH TABLE Inputs PR L H L H H H H h CLR H L L H H H CP X X X ↑ ↑ ↑ D X X X h l X Outputs Q H L H H L NC Q L H H L H NC Operating Mode Asynchronous Set Asynchronous Clear Undetermined Load and Read Register Hold PINOUT DIAGRAM CP 7 D 6 Q 5 VCC 8 4 GND 1 PR 2 3 CLR Q = High Voltage Level = High Voltage Level One Setup Time Prior to the Low−to−High Clock Transition L = Low Voltage Level l = Low Voltage Level One Setup Time Prior to the Low−to−High Clock Transition NC = No Change X = High or Low Voltage Level and Transitions are Acceptable ↑ = Low−to−High Transition ↑ = Not a Low−to−High Transition For ICC reasons, DO NOT FLOAT Inputs LOGIC DIAGRAM PR 1 D CP 6 7 2 CLR VCC = 8, GND = 4 3 5 Q Q ORDERING INFORMATION See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet. © Semiconductor Components Industries, LLC, 2009 April, 2009 − Rev. 0 1 Publication Order Number: NLX1G74/D NLX1G74 MAXIMUM RATINGS Symbol VCC VI VO IIK IOK IO ICC IGND TSTG TL TJ qJA PD MSL FR VESD DC Supply Voltage DC Input Voltage DC Output Voltage − Output in High or Low State (Note 1) DC Input Diode Current DC Output Diode Current DC Output Sink Current DC Supply Current Per Supply Pin DC Ground Current Per Ground Pin Storage Temperature Range Lead Temperature, 1 mm from Case for 10 Seconds Junction Temperature Under Bias Thermal Resistance (Note 2) Power Dissipation in Still Air at 85°C Moisture Sensitivity Flammability Rating ESD Withstand Voltage Oxygen Index: 28 to 34 Human Body Model (Note 3) Machine Model (Note 4) Charged Device Model (Note 5) VI < GND VO < GND Parameter Value −0.5 to +7.0 −0.5 to +7.0 −0.5 to VCC +0.5 −50 −50 ±50 ±100 ±100 −65 to +150 260 +150 250 250 Level 1 UL 94 V−0 @ 0.125 in >2000 >200 N/A V Unit V V V mA mA mA mA mA °C °C °C °C/W mW Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. IO absolute maximum rating must be observed. 2. Measured with minimum pad spacing on an FR4 board, using 10 mm X 1 inch, 2 ounce copper trace with no air flow. 3. Tested to EIA/JESD22−A114−A. 4. Tested to EIA/JESD22−A115−A. 5. Tested to JESD22−C101−A. RECOMMENDED OPERATING CONDITIONS Symbol VCC VI VO TA Dt/DV Supply Voltage Input Voltage Output Voltage Operating Free−Air Temperature Input Transition Rise or Fall Rate VCC = 2.5 V ±0.2 V VCC = 3.0 V ±0.3 V VCC = 5.0 V ±0.5 V Parameter Operating Data Retention Only (Note 6) (HIGH or LOW State) Min 1.65 1.5 0 0 −40 0 0 0 Max 5.5 5.5 5.5 VCC +85 20 10 5.0 Unit V V V °C ns/V 6. Unused inputs may not be left open. All inputs must be tied to a high−logic voltage level or a low−logic input voltage level. ORDERING INFORMATION Device NLX1G74MUTCG Package UQFN8 (Pb−Free) Shipping† 3000 / Tape & Reel †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://onsemi.com 2 NLX1G74 DC ELECTRICAL CHARACTERISTICS VCC Symbol VIH VIL VOH Parameter High−Level Input Voltage Condition (V) 1.65 2.3 to 5.5 Low−Level Input Voltage 1.65 2.3 to 5.5 High−Level Output Voltage VIN = VIL or VIL IOH = 100 mA IOH = −3 mA IOH = −8 mA IOH = −12 mA IOH = −16 mA IOH = −24 mA IOH = −32 mA IOL = 100 mA IOL = 3 mA IOL = 8 mA IOL = 12 mA IOL = 16 mA IOL = 24 mA IOL = 32 mA VIN = VCC or GND 5.5V or VIN = GND VIN = VCC or GND 1.65 to 5.5 1.65 2.3 2.7 3.0 3.0 4.5 1.65 to 5.5 1.65 2.3 2.7 3.0 3.0 4.5 5.5 0 5.5 VCC − 0.1 1.29 1.9 2.2 2.4 2.3 3.8 VCC 1.52 2.1 2.4 2.7 2.5 4.0 0.008 0.10 0.12 0.15 0.19 0.30 0.30 0.1 0.24 0.3 0.4 0.4 0.55 0.55 $0.1 1.0 1.0 Min 0.75 VCC 0.7 VCC 0.25 VCC 0.3 VCC VCC − 0.1 1.29 1.9 2.2 2.4 2.3 3.8 0.1 0.24 0.3 0.4 0.4 0.55 0.55 $1.0 10 10 TA = 25_C Typ Max *40_C v TA v 85_C Min 0.75 VCC 0.7 VCC 0.25 VCC 0.3 VCC V V Max Unit V VOL Low−Level Output Voltage VIN = VIH V IIN IOFF ICC Input Leakage Current Power off Input Leakage Current Quiescent Supply Current mA mA mA http://onsemi.com 3 ÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎ ÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î ÎÎÎÎÎ ÎÎÎÎÎÎ ÎÎÎÎ Î Î ÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î ÎÎÎÎÎ Î Î Î Î Î Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎ ÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎ Î Î Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎ ÎÎÎÎÎ Î ÎÎÎÎÎ Î Î ÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î ÎÎÎÎÎÎ ÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î ÎÎÎÎÎÎ ÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î ÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎ ÎÎÎÎ Î ÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î Î Î Î Î Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎ Î Î Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î Î ÎÎÎÎÎ Î ÎÎÎ Î Î Î Î Î Î Î ÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎ ÎÎÎÎÎ Î ÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎ ÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î ÎÎÎÎÎÎ ÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î ÎÎÎÎÎÎ ÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎ Î Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎ Î ÎÎÎÎÎ Î Î ÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î ÎÎÎÎÎÎ ÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î ÎÎÎÎÎ Î ÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î ÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎ ÎÎÎÎ Î ÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î ÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎ ÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎ Î Î Î ÎÎÎ Î Î Î Î Î Î Î Î Î ÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î ÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎ ÎÎÎÎÎ Î ÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎ ÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î ÎÎÎÎÎ Î ÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎ ÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎ Î Î Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎ ÎÎÎÎÎ Î ÎÎÎÎÎ Î Î ÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î ÎÎÎÎÎÎ ÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î ÎÎÎÎÎÎ ÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î ÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎ ÎÎÎÎ Î ÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎ ÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î ÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎ Î Î Î ÎÎÎ Î Î Î Î Î Î Î Î Î ÎÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î ÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎ ÎÎÎÎÎ Î ÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î ÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎ ÎÎÎÎÎ ÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎ ÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎ Î Î Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î Î Î ÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎ ÎÎÎÎÎ ÎÎÎ Î ÎÎÎÎÎ Î Î ÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î Î ÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎ Î Î Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Î Î Î Î Î ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ 7. CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: ICC(OPR) = CPD  VCC  fin + ICC / 2 (per flip−flop). CPD is used to determine the no−load dynamic power consumption; PD = CPD  VCC2  fin + ICC  VCC. 8. TA = +25°C, f = 1 MHz 9. CPD is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (ICCD) at no output loading and operating at 50% duty cycle. (See Figure 1) CPD is related to ICCD dynamic operating current by the expression: ICCD = CPD  VCC  fin + ICC(static). AC ELECTRICAL CHARACTERISTICS (Input tr = tf = 3.0 ns) CAPACITANCE (Note 8) Symbol fMAX Symbol tPLH, tPHL tPLH, tPHL tREC COUT tW tH tS CPD CIN Recover Time PR; CLR to CP (Waveform 3) Pulse Width, CP, CLR, PR (Waveform 3) Hold Time, D to CP (Waveform 1) Setup Time, D to CP (Waveform 1) Propagation Delay, PR or CLR to Q or Q (Waveform 2) Propagation Delay, CP to Q or Q (Waveform 1) Parameter Maximum Clock Frequency (50% Duty Cycle) (Waveform 1) Power Dissipation Capacitance (Note 9) Frequency = 10 MHz Output Capacitance Input Capacitance 1.8 ± 0.15 2.5 ± 0.2 3.3 ± 0.3 5.0 ± 0.5 3.3 ± 0.3 5.0 ± 0.5 1.8 ± 0.15 2.5 ± 0.2 3.3 ± 0.3 5.0 ± 0.5 3.3 ± 0.3 5.0 ± 0.5 1.8 ± 0.15 2.5 ± 0.2 3.3 ± 0.3 5.0 ± 0.5 3.3 ± 0.3 5.0 ± 0.5 1.8 ± 0.15 2.5 ± 0.2 3.3 ± 0.3 5.0 ± 0.5 3.3 ± 0.3 5.0 ± 0.5 1.8 ± 0.15 2.5 ± 0.2 3.3 ± 0.3 5.0 ± 0.5 3.3 ± 0.3 5.0 ± 0.5 1.8 ± 0.15 2.5 ± 0.2 3.3 ± 0.3 5.0 ± 0.5 3.3 ± 0.3 5.0 ± 0.5 1.8 ± 0.15 2.5 ± 0.2 3.3 ± 0.3 5.0 ± 0.5 3.3 ± 0.3 5.0 ± 0.5 Parameter VCC (V) CL = 15 pF RD = 1 MW S1 = Open CL = 15 pF RD = 1 MW S1 = Open CL = 15 pF RD = 1 MW S1 = Open CL = 15 pF RD = 1 MW S1 = Open CL = 15 pF RD = 1 MW S1 = Open CL = 15 pF RD = 1 MW S1 = Open Test Conditions CL = 15 pF RD = 1 MW S1 = Open CL = 50 pF, RD = 500 W, S1 = Open CL = 50 pF, RD = 500 W, S1 = Open CL = 50 pF, RD = 500 W, S1 = Open CL = 50 pF, RD = 500 W, S1 = Open CL = 50 pF, RD = 500 W, S1 = Open CL = 50 pF, RD = 500 W, S1 = Open CL = 50 pF, RD = 500 W, S1 = Open http://onsemi.com NLX1G74 4 Min 75 150 200 250 175 200 2.5 1.5 1.0 0.8 1.0 1.0 2.5 1.5 1.0 0.8 1.0 1.0 6.5 3.5 2.0 1.5 2.0 1.5 0.5 0.5 0.5 0.5 0.5 0.5 6.0 4.0 3.0 2.0 3.0 2.0 8.0 4.5 3.0 3.0 3.0 3.0 VCC = 3.3 V VCC = 5.0 V VCC = 5.5 V VCC = 5.5 V Condition TA = 25°C Typ 6.5 3.8 2.8 2.2 3.4 2.6 6.5 3.8 2.8 2.2 3.4 2.6 12.5 7.5 6.5 4.5 7.0 5.0 14 9.0 6.5 5.0 7.0 5.0 Max Min 75 150 200 250 175 200 2.5 1.5 1.0 0.8 1.0 1.0 2.5 1.5 1.0 0.8 1.0 1.0 6.5 3.5 2.0 1.5 2.0 1.5 0.5 0.5 0.5 0.5 0.5 0.5 6.0 4.0 3.0 2.0 3.0 2.0 8.0 4.5 3.0 3.0 3.0 3.0 TA = −40 to 85°C Typical 7.0 7.0 13 8.0 7.0 5.0 7.5 5.5 14.5 9.5 7.0 5.5 7.5 5.5 Max 16 21 MHz Unit MHz Unit pF pF pF ns ns ns ns ns NLX1G74 Vcc D ts CP 50% fmax tPLH, tPHL Q, Q 50% 0V th tw Vcc 50% 0V VOH VOL WAVEFORM 1 − PROPAGATION DELAYS, SETUP AND HOLD TIMES tR = tF = 3.0 ns, 10% to 90%; f = 1 MHz; tW = 500 ns Vcc PR 50% 0V Vcc CLR 50% 0V tPLH Q 50% tPHL 50% VOL tPLH Q tPHL 50% 50% VOH WAVEFORM 2 − PROPAGATION DELAYS tR = tF = 3.0 ns, 10% to 90%; f = 1 MHz; tW = 500 ns tw 50% 0V trec CP 50% tw Vcc Vcc PR, CLR 0V WAVEFORM 3 − RECOVERY TIME tR = tF = 3.0 ns from 10% to 90%; f = 1 MHz; tw = 500 ns Output Reg: VOL ≤ 0.8 V, VOH ≥ 2.0 V Figure 1. AC Waveforms VCC PULSE GENERATOR RT DUT CL RL Figure 2. Test Circuit http://onsemi.com 5 NLX1G74 PACKAGE DIMENSIONS UQFN8 MU SUFFIX CASE 523AN−01 ISSUE O D PIN ONE REFERENCE 2X A B EXPOSED Cu MOLD CMPD A3 E NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP. DIM A A1 A3 b D E e L L1 L3 MILLIMETERS MIN MAX 0.45 0.60 0.00 0.05 0.13 REF 0.15 0.25 1.60 BSC 1.60 BSC 0.50 BSC 0.35 0.45 −−− 0.15 0.25 0.35 0.10 C 2X A1 0.10 C OPTIONAL CONSTRUCTION TOP VIEW DETAIL B (A3) A b 0.05 C 0.05 C SIDE VIEW A1 8X 8X (0.10) C SEATING PLANE L 3 5 L3 e 1 DETAIL A 8 7 8X b 0.10 C A B 0.35 0.05 C NOTE 3 BOTTOM VIEW ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5773−3850 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative http://onsemi.com 6 ÉÉÉ ÇÇÇ DETAIL B L1 ÉÉÉ ÉÉÉ ÉÉÉ L3 (0.15) OPTIONAL CONSTRUCTION DETAIL A SOLDERING FOOTPRINT* 1.70 1 0.50 PITCH 1.70 7X 0.25 0.53 DIMENSIONS: MILLIMETERS 8X *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. NLX1G74/D
NLX1G74 价格&库存

很抱歉,暂时无法提供与“NLX1G74”相匹配的价格&库存,您可以联系我们找货

免费人工找货