0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
P1819BF-08SR

P1819BF-08SR

  • 厂商:

    ONSEMI(安森美)

  • 封装:

    SOICN-8_4.9X3.9MM

  • 描述:

    IC CLK EMI REDUCTION FREQ 8SOIC

  • 数据手册
  • 价格&库存
P1819BF-08SR 数据手册
P1819 Notebook LCD Panel EMI Reduction IC Features • FCC approved method of EMI attenuation. • Provides up to 15dB EMI reduction. • Generates a low EMI Spread Spectrum clock and a non-spread reference clock of the input frequency. • Optimized for Frequency range from 20 to 40MHz. • Internal loop filter minimizes external components and board space. • Selectable spread options: Down and Center. • Low Inherent Cycle-to-Cycle jitter. • Two different deviation selections. • ModRate is compliant with ATI M7x VGA spec. • 3.3V ± 0.3V Operating Voltage range. clock and data dependent signals. The P1819 allows significant system cost savings by reducing the number of circuit board layers, ferrite beads, shielding, and other passive components that are traditionally required to pass EMI regulations. The P1819 modulates the output of a single PLL in order to “spread” the bandwidth of a synthesized clock, and more importantly, decreases the peak amplitudes of its harmonics. This result in significantly lower system EMI compared to the typical narrow band signal produced by oscillators and most frequency generators. Lowering EMI by increasing a signal’s bandwidth is called ‘Spread Spectrum Clock Generation’. The P1819 is available in different spread deviation, refer to Spread Deviation Selection Table. • Low power CMOS design. • Supports notebook VGA and other LCD timing controller applications. The P1819 uses the most efficient and optimized modulation profile approved by the FCC and is implemented in a proprietary all digital method. • Power Down function for mobile application. • Available in 8-pin SOIC Package. Product Description Applications The P1819 is a Versatile Spread Spectrum Frequency Modulator designed specifically for input clock frequencies from 20 to 40MHz. (Refer to Input Frequency and Modulation Rate Table). The P1819 reduces electromagnetic interference (EMI) at the clock source, allowing system wide reduction of EMI of down stream The P1819 is targeted towards EMI management for memory and LVDS interfaces in mobile graphic chipsets and high-speed digital applications such as PC peripheral devices, consumer electronics, and embedded controller systems. Block Diagram VDD D_C/NC PD# SRS Crystal Oscillator XOUT PLL Modulation XIN / CLKIN Frequency Divider Feedback Divider Phase Detector Loop Filter VCO Output Divider ModOUT REF VSS ©2010 SCILLC. All rights reserved. NOVEMBER 2010 – Rev. 3.1 Publication Order Number: P1819/D P1819 Pin Configuration XIN / CLKIN 1 8 XOUT 7 VDD VSS XIN / CLKIN 1 8 XOUT 7 VDD VSS 2 SRS 3 6 PD# D_C / NC 3 6 PD# ModOUT 4 5 REF ModOUT 4 5 REF P1819 B 2 P1819 G Pin Description Pin# Pin Name Type Description 1 XIN / CLKIN I Crystal Connection or external frequency input. This pin has dual functions. It can be connected to either an external crystal or an external reference clock. 2 VSS P Ground Connection. Connect to system ground. SRS I P1819B P1819G 1 2 3 Spread range select. Digital logic input used to select frequency deviation (Refer to Spread Deviation Selection Table). This pin has an internal pull-up resistor. Digital logic input used to select Down (LOW) or Center (HIGH) spread options (Refer to Spread Deviation Selection Table). This pin has an internal pull-up resistor. Spread spectrum clock output. (Refer to Input Frequency and Modulation Rate Table and Spread Deviation Selection Table). Non-modulated Reference clock output of the input frequency. Power down control pin. Pull XIN/CLKIN and PD# LOW to enable Power-Down mode. This pin has an internal pull-up resistor. 3 3 D_C / NC I 4 4 ModOUT O 5 5 REF O 6 6 PD# I 7 7 VDD P Power Supply for the entire chip. 8 8 XOUT O Crystal Connection. Input connection for an external crystal. If using an external reference, this pin must be left unconnected. Note: Pin 3 is NC in P1819Q. Input Frequency and Modulation Rate Part Number Input Frequency Range Output Frequency range Modulation rate P1819 20MHz to 40MHz 20MHz to 40MHz Input Frequency / 896 Rev.3 | Page 2 of 6 | www.onsemi.com P1819 Spread Deviation Selection Part Number P1819B P1819G Absolute Maximum Ratings Symbol VDD, VIN TSTG SRS 0 1 NA D_C Spread Deviation -1.25% (DOWN) NA -1.75% (DOWN) 0 -1.75% (DOWN) 1 ±0.875% (CENTER) Parameter Rating Unit Voltage on any pin with respect to Ground -0.5 to +4.6 V Storage temperature -65 to +125 °C Ts Max. Soldering Temperature (10 sec) 260 °C TJ Junction Temperature 150 °C 2 KV TDV Static Discharge Voltage (As per JEDEC STD22- A114-B) Note: These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect device reliability. Operating Conditions Symbol VDD Parameter Min Max Unit Supply Voltage 3.0 3.6 V -40 TA Operating temperature +85 °C CL Load Capacitance 15 pF CIN Input Capacitance 7 pF Rev.3 | Page 3 of 6 | www.onsemi.com P1819 DC Electrical Characteristics Symbol Parameter Min Typ Max Unit VIL Input Low voltage VSS–0.3 0.8 V VIH Input High voltage 2.0 VDD+0.3 V IIL Input Low current (inputs D_C, PD#, SRS) -60.0 -20.0 µA IIH Input High current 1.0 µA 12.0 mA IXOL XOUT Output low current @ 0.4V, VDD = 3.3V IXOH XOUT Output high current @ 2.5V, VDD = 3.3V 12.0 mA VOL Output Low voltage VDD = 3.3V, IOL = 20mA 0.4 V VOH Output High voltage VDD = 3.3V, IOH = 20mA 2.5 - V ICC Dynamic supply current normal mode 3.3V and 25pF probe loading 7.1 fIN - min 26.9 fIN - max mA IDD Static supply current standby mode VDD Operating Voltage tON Power up time (first locked clock cycle after power up) ZOUT 2.0 4.5 3.0 Clock Output impedance AC Electrical Characteristics Symbol fIN Parameter Min 3.3 mA 3.6 V 0.18 mS 50 Ω Typ Max Unit Input Frequency 20 40 MHz fOUT Output Frequency 20 40 MHz 1 tLH Output Rise time(Measured from 0.8V to 2.0V) 0.66 nS 1 Output Fall time (Measured from 2.0V to 0.8V) 0.65 nS tHL tJC Jitter (cycle-to-cycle) tLTJ Long Term Jitter,(1000 cycle) on Refout @ 27MHz tD -200 Output Duty cycle 475 45 Note: 1. tLH and tHL are measured into a capacitive load of 15pF. Rev.3 | Page 4 of 6 | www.onsemi.com 200 50 pS pS 55 % P1819 Package Information 8-Pin SOIC Package H E D A2 A θ C D e A1 L B Dimensions Symbol Inches Min Max Millimeters Min Max A1 0.004 0.010 0.10 0.25 A 0.053 0.069 1.35 1.75 A2 0.049 0.059 1.25 1.50 B 0.012 0.020 0.31 0.51 C 0.007 0.010 0.18 0.25 D 0.193 BSC 4.90 BSC E 0.154 BSC 3.91 BSC e 0.050 BSC 1.27 BSC H 0.236 BSC 6.00 BSC L 0.016 0.050 θ 0° 8° 0.41 1.27 0° 8° Note: Controlling dimensions are millimeters SOIC – 0.074 grams unit weight Rev.3 | Page 5 of 6 | www.onsemi.com P1819 Ordering Code Part Number Marking Package Type Temperature P1819BF-08SR ABY 8-pin SOIC, tape & reel, Pb Free 0°C to +70°C P1819GF-08SR ACA 8-pin SOIC, tape & reel, Pb Free 0°C to +70°C A “microdot” placed at the end of last row of marking or just below the last row toward the center of package indicates Pb-free are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes ON Semiconductor and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. U.S Patent Pending; Timing-Safe and Active Bead are trademarks of PulseCore Semiconductor, a wholly owned subsidiary of ON Semiconductor. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 Rev.3 | Page 6 of 6 | www.onsemi.com ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative
P1819BF-08SR 价格&库存

很抱歉,暂时无法提供与“P1819BF-08SR”相匹配的价格&库存,您可以联系我们找货

免费人工找货