PCS3P73U00A
USB 2.0 Peak EMI reduction IC
General Features
coupled to XIN / CLKIN) and locks on to it delivering a 1x
modulated clock output. PCS3P73U00A has a Frequency
Selection (FS) control that facilitates selecting one of the
two frequency ranges within the operating frequency range.
Refer to the Frequency Selection Table for details.
x 1x Peak EMI Reduction IC
x Input frequency:
10MHz - 60MHz @ 2.5V
10MHz - 70MHz @ 3.3V
x Output frequency:
PCS3P73U00A has an SSEXTR pin to select different
deviations depending upon the value of an external resistor
connected between SSEXTR and GND. Modulation Rate
(MR) control selects two different Modulation Rates.
10MHz - 60MHz @ 2.5V
10MHz - 70MHz @ 3.3V
x Supply Voltage: 2.5V±0.2V
3.3V ±0.3V
PCS3P73U00A operates from a 3.3V / 2.5V supply and is
available in an 8-pin TSSOP, SOIC, and TDFN
(2mmX2mm) packages, over commercial temperature
range.
x Analog Spread Selection up to ±0.5%
x ModRate selection option
x Commercial temperature range
x 8-pin TSSOP, SOIC and TDFN (2mmX2mm) Package
Application
x Conforms to USB2.0 compliance standards
PCS3P73U00A is targeted for USB applications. Refer to
SSEXTR Resistance Table for USB2.0 Compliance for
commonly used frequencies.
x The First True Drop-in Solution
Product Description
PCS3P73U00A is a versatile, 3.3V / 2.5V Peak EMI
reduction IC. PCS3P73U00A accepts an input clock either
from a Crystal or from an external reference (AC or DC
Block Diagram
FS
VDD
SSEXTR
XIN / CLKIN
XOUT
Crystal
Oscillator
PLL
MR
©2010 SCILLC. All rights reserved.
JANUARY 2010 – Rev. 1
ModOUT
GND
Publication Order Number:
PCS3P73U00/D
PCS3P73U00A
Pin Configuration
XIN / CLKIN
1
XOUT
2
8
VDD
7
SSEXTR
FS 3
6
MR
GND 4
5
ModOUT
PCS3P73U00A
Pin Description
Pin # Pin Name Pin Type
1
XIN / CLKIN
I
2
XOUT
O
Description
Crystal connection or external reference clock input.
Crystal connection. If using an external reference, this pin should be left open.
Frequency Select.Pull LOW to select Low Frequency range. Selects High Frequency
3
FS
I
range when pulled HIGH. Has an internal pull-up resistor (see Frequency Selection Table for
details).
4
GND
P
Ground.
5
ModOUT
O
Buffered Modulated clock output.
MR
I
7
SSEXTR
I
Analog Spread Selection through external resistor to GND.
8
VDD
P
3.3V / 2.5V supply Voltage
6
Modulation Rate Select. When LOW selects Low Modulation Rate.
Selects High Modulation Rate when pulled HIGH. Has an internal pull-down resistor.
Frequency Selection table
VDD(V)
FS
Frequency (MHz)
0
10-20
1
20-60
0
10-27
1
20-70
2.5V
3.3V
Rev. 1 | Page 2 of 12 | www.onsemi.com
PCS3P73U00A
Absolute Maximum Rating
Symbol
VDD
TSTG
Parameter
Rating
Unit
Voltage on any pin with respect to Ground
-0.5 to +4.6
V
Storage temperature
-65 to +125
°C
Ts
Max. Soldering Temperature (10 sec)
260
°C
TJ
TDV
Junction Temperature
Static Discharge Voltage (As per JEDEC STD22- A114-B)
150
2
°C
KV
Note: These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect
device reliability.
Operating Conditions
Parameter
VDD(3.3V)
VDD(2.5V)
Description
Min
Max
Unit
Supply Voltage
3.0
3.6
V
Supply Voltage
2.3
2.7
V
0
+70
°C
TA
Operating Temperature (Ambient Temperature)
CL
Load Capacitance
10
pF
CIN
Input Capacitance
7
pF
Electrical Characteristics for 3.3V Supply voltage
Parameter
Description
Test Conditions
Min
Typ
Max
Unit
3.0
3.3
3.6
V
0.8
V
VDD
Supply Voltage
VIL
Input LOW Voltage
VIH
Input HIGH Voltage
IIL
Input LOW Current
VIN = 0V
-50
µA
IIH
Input HIGH Current
VIN = VDD
50
µA
VOL
Output LOW Voltage
IOL = 8mA
0.4
V
VOH
Output HIGH Voltage
IOH = -8mA
ICC
Static Supply Current
XIN / CLKIN pulled to GND
750
µA
IDD
Dynamic Supply Current
Unloaded outputs
Zo
Output Impedance
2.0
V
2.4
V
FS=0; @ 12MHz
8
FS=1; @ 48MHz
12
30
Rev. 1 | Page 3 of 12 | www.onsemi.com
mA
:
PCS3P73U00A
Switching Characteristics for 3.3 Supply Voltage
Parameter
Test Conditions
Input Frequency
ModOUT
1,2
Duty Cycle
1,2
Rise Time
1,2
Fall Time
1,2
Cycle-to-Cycle Jitter
2
PLL Lock Time
Notes:
Min
Typ
Max
FS=0
10
12
27
FS=1
20
48
70
FS=0
10
12
27
FS=1
20
48
70
Measured at VDD /2
45
50
55
Unit
MHz
%
Measured between 20% to 80%
1.1
nS
Measured between 80% to 20%
0.7
nS
±150
pS
Loaded outputs
Stable power supply, valid clock presented on XIN / CLKIN pin
3
mS
1. All parameters are specified with 10pF loaded outputs.
2. Parameter is guaranteed by design and characterization. Not 100% tested in production.
Electrical Characteristics for 2.5V Supply voltage
Parameter
Description
Test Conditions
Min
Typ
Max
Unit
2.3
2.5
2.7
V
0.7
V
VDD
Supply Voltage
VIL
Input LOW Voltage
VIH
Input HIGH Voltage
IIL
Input LOW Current
VIN = 0V
-50
µA
IIH
Input HIGH Current
VIN = VDD
50
µA
VOL
Output LOW Voltage
IOL = 8mA
0.6
V
VOH
Output HIGH Voltage
IOH = -8mA
ICC
Static Supply Current
XIN / CLKIN pulled to GND
IDD
Dynamic Supply Current
Unloaded outputs
Zo
Output Impedance
1.7
V
1.8
V
500
FS=0; @ 12MHz
5
FS=1; @ 48MHz
8
µA
mA
:
40
Switching Characteristics for 2.5V Supply Voltage
Parameter
Test Conditions
Input Frequency
ModOUT
Duty Cycle1,2
1,2
Rise Time
1,2
Fall Time
Cycle-Cycle Jitter
2
PLL Lock Time
Notes:
1,2
Min
Typ
Max
FS=0
10
12
20
FS=1
20
48
60
FS=0
10
12
20
FS=1
20
48
60
Measured at VDD /2
45
50
55
Unit
MHz
%
Measured between 20% to 80%
1.6
nS
Measured between 80% to 20%
0.8
nS
±200
pS
Loaded outputs
Stable power supply, valid clock presented on XIN / CLKIN pin
1. All parameters are specified with 10pF loaded outputs.
2. Parameter is guaranteed by design and characterization. Not 100% tested in production.
Rev. 1 | Page 4 of 12 | www.onsemi.com
3
mS
PCS3P73U00A
R
Crystal
R1 = 510
C1 = 27 pF
C2 = 27 pF
Fig. 1: Typical Crystal Interface Circuit
Note: For AC Coupled Interface refer to Application Brief: CT100801.
Typical Crystal Specifications
Fundamental AT cut parallel resonant crystal
Nominal frequency
48MHz
Frequency tolerance
±50ppm or better at 25°C
Operating temperature range
-25°C to +85°C
Storage temperature
-40°C to +85°C
Load capacitance
18pF
Shunt capacitance
7pF maximum
ESR
25 :
RCompliance
The value of the compliance resistor, RCompliance sets the
USB2.0 signaling rate (frequency) deviation to 1000ppm
peak-to-peak (+/-500ppm). It causes a -4dB peak power
EMI reduction at the 480MHz fundamental USB2.0
frequency. Higher harmonics are reduced more.
If the RCompliance is set to a lower value than its compliance
limit, it will set the USB2.0 signaling rate (frequency)
deviation to above 1000ppm peak-to-peak. For settings
above 1000ppm the USB2.0 compliance pass/fail
becomes gradually intermittent. USB2.0 functionality is
maintained upto 3000ppm peak-to-peak signaling rate
(frequency) deviation. The EMI tradeoff in the system is
attenuation/compliance. While fully functional (and
compliant intermittent) the 2000ppm frequency deviation
can provide -7dB of EMI attenuation at the 480MHz
fundamental.
Rev. 1 | Page 5 of 12 | www.onsemi.com
PCS3P73U00A
-7dB
-4dB
-2dB
0
5
10
15
20
25
30
35
40
2000
1900
1800
1700
1600
1500
1400
1300
1200
1100
1000
900
800
700
600
500
12MHz_FS=0
15MHz_FS=0
24MHz_FS=0
24MHz_FS=1
25MHz_FS=0
25MHz_FS=1
30MHz_FS=1
48MHz_FS=1
USB Compliance
-4dB
0
10
20
30
40
50
60
70
80
90
-2dB
100
Resistance (KOhms)
Resistance (KOhms)
Fig. 2: Deviation Vs Resistance
for USB 2.0 Compliance (MR=0)
Fig. 3: Deviation Vs Resistance
for USB 2.0 Compliance (MR=1)
SSEXTR Resistance Table for USB2.0 compliance (RCompliance)
VDD = 3.3V; MR = 0
VDD = 3.3V; MR = 1
1
Frequency
(MHz)
FS
(MHz)
SSEXTR
Resistance (K)
Frequency
(MHz)
FS
(MHz)
SSEXTR1
Resistance (K)
12
0
10
15
0
0
8.87
6.81
12
15
0
0
17.8
13
0
6.49
1
0
13.7
6.98
1
39.2
0
6.49
1
13.7
30
1
12.1
30
1
1
35.7
29.4
48
1
10
48
1
19.1
24
25
24
25
VDD = 2.5V; MR = 0
VDD = 2.5V; MR = 1
1
Frequency
(MHz)
FS
(MHz)
SSEXTR
Resistance (K)
Frequency
(MHz)
FS
(MHz)
SSEXTR1
Resistance (K)
12
15
24
0
0
1
10
8.87
13.7
12
0
17.8
25
30
48
1
1
13.7
12.1
15
24
25
0
1
1
13
39.2
35.7
30
1
29.4
1
10
48
1
19.1
Note:
-7dB
1. Standard 1% tolerance Resistors.
Device to Device variation of Deviation is ±10%.
Rev. 1 | Page 6 of 12 | www.onsemi.com
480MHz Fundamental Frequency Attenuation[dB]
12MHz_FS=0
15MHz_FS=0
24MHz_FS=0
24MHz_FS=1
25MHz_FS=0
25MHz_FS=1
30MHz_FS=1
48MHz_FS=1
USB 2.0 Compliance
Pk-Pk Deviation (PPM)
2000
1900
1800
1700
1600
1500
1400
1300
1200
1100
1000
900
800
700
600
500
Deviation Vs Resistance (MR=1)
480MHz Fundamental Frequency Attenuation[dB]
Pk-Pk Deviation (PPM)
Deviation Vs Resistance (MR=0)
PCS3P73U00A
Fig. 4:Eye Diagram example (480MHz) computed from the USB-IF test pattern during USB2.0 compliance verification of an
existing HOST PHY ASIC clocked at 48MHz by PCS3P73U00A.
Rev. 1 | Page 7 of 12 | www.onsemi.com
PCS3P73U00A
Fig. 5: EMI Radiated Emission Test Circuit (requires USB PHY ASIC, not shown here)
P
C
S
3
P
7
3
U
0
0
A
XIN /
CLKIN
CL
Xtal
XOUT
CL
ModOUT
XIN / CLKIN
XOUT
USB
ASIC
Fig. 6: Typical Application Circuit
Switching Waveforms
Duty Cycle Timing
t1
t2
VDD/2
VDD/2
VDD/2
OUTPUT
Output Rise/Fall Time
80%
80%
20%
VDD
20%
OUTPUT
0V
t3
t4
Rev. 1 | Page 8 of 12 | www.onsemi.com
PCS3P73U00A
Package Information
8-lead TSSOP (4.40-MM Body)
H
E
D
A2
A
C
T
e
A1
L
B
Dimensions
Symbol
Inches
Min
A
Millimeters
Max
Min
0.043
Max
1.10
A1
0.002
0.006
0.05
0.15
A2
0.033
0.037
0.85
0.95
B
0.008
0.012
0.19
0.30
C
0.004
0.008
0.09
0.20
D
0.114
0.122
2.90
3.10
E
0.169
0.177
4.30
4.50
e
0.026 BSC
0.65 BSC
H
0.252 BSC
6.40 BSC
L
0.020
0.028
0.50
0.70
0°
8°
0°
8°
Rev. 1 | Page 9 of 12 | www.onsemi.com
PCS3P73U00A
8-Pin SOIC
H
E
D
A2
A
C
A1
D
T
e
L
B
Dimensions
Symbol
Inches
Min
Max
Millimeters
Min
Max
A1
0.004
0.010
0.10
0.25
A
0.053
0.069
1.35
1.75
A2
0.049
0.059
1.25
1.50
B
0.012
0.020
0.31
0.51
C
0.007
0.010
0.18
0.25
D
0.193 BSC
4.90 BSC
E
0.154 BSC
3.91 BSC
e
0.050 BSC
1.27 BSC
H
0.236 BSC
6.00 BSC
L
0.016
0.050
0.41
1.27
0°
8°
0°
8°
Rev. 1 | Page 10 of 12 | www.onsemi.com
PCS3P73U00A
TDFN (2mmX2mm) 8L package Outline drawing
Symbol
A
A3
b
Dimensions
Inches
Millimeters
Min
Max
Min
Max
0.027
0.0315
0.70
0.008 BSC
0.008
0.012
0.80
0.203 BSC
0.20
0.30
D
0.079 BSC
2.00 BSC
E
0.078 BSC
2.00 BSC
e
L
e
L
0.020 BSC
0.020
0.024
0.50 BSC
0.50
0.50 BSC
0.020 BSC
0.020
0.024
0.60
0.50
Rev. 1 | Page 11 of 12 | www.onsemi.com
0.60
PCS3P73U00A
Ordering Code
Part Number
Marking
Package
Temperature
P3P73U00AG-08SR
BML
8-Pin SOIC, Tape & Reel, Green
0°C to +70°C
P3P73U00AG-08ST
BML
8-Pin SOIC, Tube, Green
0°C to +70°C
PCP73U00AG-08TR
BML
8-Pin TSSOP, Tape & Reel, Green
0°C to +70°C
P3P73U00AG-08TT
BML
8-Pin TSSOP, Tube, Green
0°C to +70°C
P3P73U00AG-08CR
BM
8-Pin TDFN (2mmX2mm),Tape & Reel, Green
0°C to +70°C
Note: Many ON Semiconductor products are protected by issued patents or applications for patent.
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes
without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular
purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability,
including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or
specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be
validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others.
SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death
may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and
its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising
out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC
was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. U.S Patent Pending; Timing-Safe
and Active Bead are trademarks of PulseCore Semiconductor, a wholly owned subsidiary of ON Semiconductor. This literature is subject to all applicable
copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free
USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free
USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855
Toll Free USA/Canada
Europe, Middle East and Africa Technical
Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5773-3850
ON Semiconductor Website:
www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your
local Sales Representative
工商网监
湘ICP备2023018690号
