SG6510X1 — PC Power Supply Supervisors
Features
Description
Over-Voltage Protection (OVP) for 3.3V, 5V, 12V
SG6510 is designed to provide the voltage supervisor
function, remote on/off PSON function, power-good
(PGO) indicator function, and fault protection (FPO)
function for switching power systems.
Open-Drain Output for PGO and FPO Pins
Under-Voltage Sense (UVS) and Under-Voltage
Protection (UVP) for 3.3V, 5V
300ms Power-Good Delay
75ms Turn-on Delay for 3.3V and 5V
2.8ms PSON Control to FPO Turn-off Delay
38ms /38ms PSON Control Debounce
350μs Width Noise Deglitches
2ms UVP Debounce Time
1ms UVS Debounce Time
No Lockup During the Fast AC Power On/Off
Brownout Protection Function for 3.3V and 5V
Wide Supply Voltage Range from 4V to 15V
For the supervisor function, it provides the over-voltage
protection (OVP) monitoring for 3.3V, 5V, and 12V (12V
via VDD pin); under-voltage sense (UVS) monitoring for
3.3V and 5V; and under-voltage protection (UVP)
monitoring for 3.3V and 5V. When 3.3V or 5V voltage is
decreasing to 2.8V and 4.2V, respectively, the undervoltage sense (UVS) function is enabled to reset the
PGO signal from high to low. If 3.3V or 5V voltage is
further decreasing to 2.5V and 3.6V, respectively, FPO
is set high to turn off the PWM controller IC. To achieve
better immunity for lighting surge glitch and to prevent
accidental power shut down during dynamic loading
condition, the debounce time for UVP and UVS is
2ms/1ms, respectively. The deglitch time for OVP is
75µs for better noise immunity. During an AC sag or
brownout situation, UVP functions can still be enabled
to protect power supply in case of output short circuit.
The power supply is turned on after 38ms debounce
time when the PSON signal is set from high to low. To
turn off the power supply, the PSON signal is set from
low to high and the debounce time is 38ms. The PGI
circuitry provides a sufficient power-down warning
signal for PGO. When PGI input is lower than the
internal 1.2V reference voltage, after 350μs debounce
time, the PGO signal is pulled low.
Ordering Information
Part Number
Packing Method
Operating Temperature Range
Package
SG6510DY1
-40°C to +125°C
DIP-8
Green
Tube
SG6510DZ1
-40°C to +125°C
DIP-8
RoHS
Tube
SG6510SZ1
-40°C to +125°C
SOP-8
RoHS
Tape & Reel
SG6510SY1
-40°C to +125°C
SOP-8
Green
Tape & Reel
Eco Status
For Fairchild’s definition of “green” please visit: http://www.fairchildsemi.com/company/green/rohs_green.html.
© 2008 Fairchild Semiconductor Corporation
SG6510X1 • Rev. 1.1.1
www.fairchildsemi.com
SG6510X1 — PC Power Supply Supervisors
December 2008
5V
5V
SG6510
PGI
1
2
3
PSON
4
PGI
PGO
GND
VDD
FPO
VS5
PSON
Figure 1.
© 2008 Fairchild Semiconductor Corporation
SG6510X1 • Rev. 1.1.1
VS33
12V
8
7
6
5
5VSB
5V
3.3V
SG6510X1 — PC Power Supply Supervisors
Application Diagram
Typical Application
www.fairchildsemi.com
2
SG6510X1 — PC Power Supply Supervisors
Internal Block Diagram
Figure 2.
© 2008 Fairchild Semiconductor Corporation
SG6510X1 • Rev. 1.1.1
Functional Block Diagram
www.fairchildsemi.com
3
SG6510X1 — PC Power Supply Supervisors
Timing Diagram
© 2008 Fairchild Semiconductor Corporation
SG6510X1 • Rev. 1.1.1
www.fairchildsemi.com
4
8
T: D = DIP
P: Z = Lead Free
Null = regular package
XXXXXXX: Wafer Lot
YY: Year; WW: Week
V: Assembly Location
SG6510TP1
XXXXXXXYYWWV
1
※ Marking for SG6510DZ1 (Pb-free)
SG6510SZ1 (Pb-free)
1’st line
Z: Assembly plant code
X: Year code
Y: Week code
TT: Die run code
3’rd line
T: Package type (D = DIP, S=SOP)
P: Y=Green package
M: Manufacture flow code
SG6510X1 — PC Power Supply Supervisors
Marking Information
※ Marking for SG6510DY1 (Green-compound)
SG6510SY1 (Green-compound)
Figure 3.
© 2008 Fairchild Semiconductor Corporation
SG6510X1 • Rev. 1.1.1
Top Mark
www.fairchildsemi.com
5
PGI
PGO
GND
VDD
FPO
VS5
VS33
PSON
Figure 4.
Pin Configuration
Pin Definitions
Pin #
Name
Type
1
PGI
Analog Input
2
GND
Supply
3
FPO
Logic Output
4
PSON
Logic Input
5
VS33
Analog Input
6
VS5
Analog Input
7
VDD
Supply
8
PGO
Logic Output
© 2008 Fairchild Semiconductor Corporation
SG6510X1 • Rev. 1.1.1
Description
Power-good input. For ATX SMPS, it detects main AC voltage undervoltage and/or failure.
SG6510X1 — PC Power Supply Supervisors
Pin Configurations
Ground.
Fault protection output (invert). Output signal to control the PWM IC.
For example, it controls the PWM IC of primary side through an optocoupler. When FPO is low, the main SMPS is operational.
Remote on/off logic input from CPU or main-board. Turn on/off the
PWM output after a 38ms delay.
3.3 V over/under-voltage control sense input.
5 V over/under-voltage control sense input.
Supply voltage; 4V ~ 15V. For ATX SMPS, it is connected to 5Vstandby and 12V through diodes, respectively.
Power-good logic output, 0 or 1(open-drain). Power good = 1 means
that the power is good for operation. The power-good delay is 300ms.
www.fairchildsemi.com
6
PGI
PSON
UV Sense
(3.3V or 5V)
UV Protection
(3.3V or 5V)
OV Protection
FPO
PGO
PGI1.2V
L
Yes
Yes
Yes
H
L
X
H
X
X
X
H
L
SG6510X1 — PC Power Supply Supervisors
Function Table
X = Don’t care
FPO = L means: fault IS NOT latched
FPO = H means: fault IS latched
PGO = L means: fault
PGO = H means: No fault
© 2008 Fairchild Semiconductor Corporation
SG6510X1 • Rev. 1.1.1
www.fairchildsemi.com
7
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be
operable above the recommended operating conditions and stressing the parts to these levels is not recommended.
In addition, extended exposure to stresses above the recommended operating conditions may affect device
reliability. The absolute maximum ratings are stress ratings only.
Symbol
VDD
Vi
VOUT
TA
TSTG
TL
ESD
Parameter
Min.
Max.
Unit
-0.3
16
V
PSON, VS33, VS5, PGI
-0.3
8.0
V
FPO
-0.3
16
V
PGO
-0.3
8.0
V
°C
DC Supply Voltage
Input Voltage
Output Voltage
Operating Free Air Temperature Range
-40
+85
Storage Temperature Range
-55
+150
°C
+260
°C
2
KV
Min.
Max.
Unit
4
15
V
PSON, VS33, VS5, PGI
7
V
FPO
15
PGO
7
FPO
20
PGO
10
Soldering Temperature
Electrostatic Discharge Capability
Human Body Model
Note:
1. Stresses above those listed may cause permanent damage to the device.
SG6510X1 — PC Power Supply Supervisors
Absolute Maximum Ratings
Recommended Operating Conditions
Symbol
Parameter
VDD
DC Supply Voltage
VIL
Input Voltage
VOUT
Output Voltage
IoSINK
Output Sink Current
(2)
TR
Supply Voltage Rising Time
TA
Operating Free Air Temperature Range
1
-30
V
mA
ms
85
°C
Note:
2. VDD rising and falling slew rate must be less than 14V/ms.
© 2008 Fairchild Semiconductor Corporation
SG6510X1 • Rev. 1.1.1
www.fairchildsemi.com
8
Unless otherwise noted, VDD=12V and TA=25°C.
Symbol
Parameter
Conditions
Min.
Typ.
Max.
Units
Over-Voltage Protection
VOVP
Over-Voltage Protection VS33
3.7
3.9
4.1
Over-Voltage Protection VS5
5.7
6.1
6.5
Over-Voltage Protection VDD
13.2
13.8
14.4
ILKG
Leakage Current (FPO)
VFPO = 5V
VOL
Low-Level Output Voltage (FPO)
Isink 20mA
5
V
μA
0.7
V
33
75
110
ms
Input Threshold Voltage PGI
1.15
1.20
1.25
V
Under-Voltage Sense VS33
2.6
2.8
3.0
Under-Voltage Sense VS5
4.0
4.2
4.4
Under-Voltage Protection VS33
2.3
2.5
2.7
Under-Voltage Protection VS5
3.4
3.6
3.8
tUVS
Timing UVS to Sense (PG)
0.6
1.0
1.5
ms
tUVP
Timing UVP to Protection (FPO)
1.3
2.0
3.0
ms
ILKG
Leakage Current (PGO)
PGO = 5V
5
μA
VOL
Low-Level Output Voltage (PGO)
VDD = 12V, ISINK 10mA
tUVE
Under-Voltage Enable Delay Time
tD-VDDOVP Timing, OVP to Protection
Under-Voltage and PGI, PGO
VPGI
VUVS
VUVP
tPG
V
V
0.7
V
49
75
114
ms
Timing PG Delay
PGI to PGO
200
300
450
ms
Noise Deglitch Time
PGI to PGO
200
350
450
μs
100
160
220
μA
2.40
1.85
SG6510X1 — PC Power Supply Supervisors
Electrical Characteristics
PSON Control
IPSON
Input Pull-up Current
VIH
High-Level Input Voltage
VIL
Low-Level Input Voltage
tPSON
Timing, PSON to On/Off
tPSOFF
Timing PG Low to Power Off
PSON = 0V
V
1.35
1.2
V
On
24
38
57
Off
24
38
57
1.6
2.8
4.5
ms
0.7
1.5
mA
ms
Total Device
IDD
Supply Current
© 2008 Fairchild Semiconductor Corporation
SG6510X1 • Rev. 1.1.1
PSON = 5V/VDD = 5V
www.fairchildsemi.com
9
SG6510X1 — PC Power Supply Supervisors
Physical Dimensions
9.83
9.00
6.67
6.096
8.255
7.61
3.683
3.20
5.08 MAX
7.62
0.33 MIN
3.60
3.00
(0.56)
2.54
0.56
0.355
0.356
0.20
1.65
1.27
9.957
7.87
7.62
NOTES: UNLESS OTHERWISE SPECIFIED
A) THIS PACKAGE CONFORMS TO
JEDEC MS-001 VARIATION BA
B) ALL DIMENSIONS ARE IN MILLIMETERS.
C) DIMENSIONS ARE EXCLUSIVE OF BURRS,
MOLD FLASH, AND TIE BAR EXTRUSIONS.
D) DIMENSIONS AND TOLERANCES PER
ASME Y14.5M-1994
E) DRAWING FILENAME AND REVSION: MKT-N08FREV2.
Figure 5.
8-Pin, DIP-8 Package
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner
without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify
or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifically
the warranty therein, which covers Fairchild products.
Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/packaging/.
© 2008 Fairchild Semiconductor Corporation
SG6510X1 • Rev. 1.1.1
www.fairchildsemi.com
10
5.00
4.80
A
0.65
3.81
5
8
B
6.20
5.80
PIN ONE
INDICATOR
1.75
4.00
3.80
1
5.60
4
1.27
(0.33)
0.25
M
1.27
C B A
LAND PATTERN RECOMMENDATION
0.25
0.10
SEE DETAIL A
1.75 MAX
R0.10
0.25
0.19
C
0.10
0.51
0.33
0.50 x 45°
0.25
C
OPTION A - BEVEL EDGE
GAGE PLANE
R0.10
8°
0°
0.90
0.406
SG6510X1 — PC Power Supply Supervisors
Physical Dimensions (Continued)
OPTION B - NO BEVEL EDGE
0.36
NOTES: UNLESS OTHERWISE SPECIFIED
A) THIS PACKAGE CONFORMS TO JEDEC
MS-012, VARIATION AA, ISSUE C,
B) ALL DIMENSIONS ARE IN MILLIMETERS.
C) DIMENSIONS DO NOT INCLUDE MOLD
FLASH OR BURRS.
D) LANDPATTERN STANDARD: SOIC127P600X175-8M.
E) DRAWING FILENAME: M08AREV13
SEATING PLANE
(1.04)
DETAIL A
SCALE: 2:1
Figure 6.
8-Pin SOP Package
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner
without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify
or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifically
the warranty therein, which covers Fairchild products.
Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/packaging/.
© 2008 Fairchild Semiconductor Corporation
SG6510X1 • Rev. 1.1.1
www.fairchildsemi.com
11
SG6510X1 — PC Power Supply Supervisors
© 2008 Fairchild Semiconductor Corporation
SG6510X1 • Rev. 1.1.1
www.fairchildsemi.com
12
