TCP-3027N-QT

TCP-3027N 2.7 pF Passive Tunable Integrated Circuits (PTIC) Introduction ON Semiconductor’s PTICs have excellent RF performance and power consumption, making them suitable for any mobile handset or radio application. The fundamental building block of our PTIC product line is a tunable material called ParaScant, based on Barium Strontium Titanate (BST). PTICs have the ability to change their capacitance from a supplied bias voltage generated by the Control IC. The 2.7 pF PTICs are available as wafer-level chip scale packages (WLCSP) and in QFN packages for easy mounting directly on printed circuit boards. www.onsemi.com WLCSP8 0.88x0.72 CASE 567KC QFN6 1.6x1.2 CASE 485DX Key Features • • • • • • • • • High Tuning Range and Operation up to 20 V Usable Frequency Range: from 700 MHz to 2.4 GHz High Quality Factor (Q) for Low Loss High Power Handling Capability Compatible with PTIC Control IC TCC-103 WLCSP Package: 0.722 x 0.879 x 0.611 mm (8 pillar) QFN Package: 1.200 x 1.600 x 0.950 mm QFN: MSL−2 Moisture Sensitivity Level (per J−STD−020) These devices are Pb−Free and RoHS Compliant MARKING DIAGRAM X.XN X.X = 2.7 N = Normal Tuning FUNCTIONAL BLOCK DIAGRAM Typical Applications • • • • PTIC Multi-band, Multi-standard, Advanced and Simple Mobile Phones Tunable Antenna Matching Networks Tunable RF Filters Active Antennas RF1 RF2 Bias PTIC Functional Block Diagram ORDERING INFORMATION Package Shipping† TCP−3027N−DT WLCSP8 (Pb−Free) 4000 Units / 7” Reel TCP−3027N−QT QFN6 (Pb−Free) 8000 Units / 13“ Reel Device †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. © Semiconductor Components Industries, LLC, 2016 May, 2016 − Rev. 2 1 Publication Order Number: TCP−3027N/D TCP−3027N TYPICAL SPECIFICATIONS Representative Performance Data at 255C Table 1. PERFORMANCE DATA Parameter Min Typ Units 20 V Operating Bias Voltage 2.0 Capacitance (Vbias = 2 V) 2.32 2.70 2.97 pF Capacitance (Vbias = 20 V) 0.73 0.77 0.81 pF Tuning Range (2 V - 20 V) 3.00 3.50 4.05 Tuning Range (20 V - 2 V) 2.80 3.30 4.05 270 540 nA 4.0 mA 2400 MHz Leakage Current (Wafer Level) Leakage Current (WLCSP) Operating Frequency 700 Quality Factor @ 900 MHz, 2 V 90 Quality Factor @ 900 MHz, 20 V 90 Quality Factor @ 1800 MHz, 2 V 70 Quality Factor @ 1800 MHz, 20 V 70 IP3 (Vbias = 2 V) [1,3] IP3 (Vbias = 20 V) [1,3] 2nd Harmonic (Vbias = 2 V) [2,3] 68 dBm 82 dBm −61 dBm 2nd Harmonic (Vbias = 20 V) [2,3] −68 dBm 3rd Harmonic (Vbias = 2 V) [2,3] −38 dBm 3rd Harmonic (Vbias = 20 V) 1. 2. 3. 4. Max [2,3] −62 dBm Transition Time (Cmin ³ Cmax) [4] 80 ms Transition Time (Cmax ³ Cmin) [4] 70 ms f1 = 850 MHz, f2 = 860 MHz, Pin 25 dBm/Tone 850 MHz, Pin +34 dBm IP3 and Harmonics are measured in the shunt configuration in a 50 W environment RF1 and RF2 are both connected to DC ground www.onsemi.com 2 TCP−3027N Representative performance data at 255C for 2.7 pF WLCSP Package Figure 2. Harmonic Power Figure 1. Capacitance Figure 3. IP3 Figure 4. Q Table 2. ABSOLUTE MAXIMUM RATINGS Parameter Rating Units Input Power +40 dBm Bias Voltage +25 (Note 5) V −30 to +85 °C −55 to +125 °C Operating Temperature Range Storage Temperature Range ESD − Human Body Model Class 1A JEDEC HBM Standard (Note 6) Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 5. WLCSP: Recommended Bias Voltage not to exceed 20 V 6. Class 1A defined as passing 250 V, but may fail after exposure to 500 V ESD pulse www.onsemi.com 3 TCP−3027N ASSEMBLY CONSIDERATIONS AND REFLOW PROFILE Molding The following assembly considerations should be observed: The PTIC die is compatible for over-molding or under-fill. Cleanliness These chips should be handled in a clean environment. Electro-static Sensitivity ON Semiconductor’s PTICs are ESD Class 1A sensitive. The proper ESD handling procedures should be used. Mounting The WLCSP PTIC is fabricated for Flip Chip solder mounting. Connectivity to the RF and Bias terminations on the PTIC die is established through copper pillar posts (53 mm nominal height) topped with lead-free SAC351 solder caps (28 mm nominal height). The PTIC die is RoHS-compliant and compatible with lead-free soldering profile. Post-reflow Cleaning Use of ultrasonic cleaning is not recommended for pillared devices as it may lead to premature fatigue failure of the pillars. Figure 5. Reflow Profile ORIENTATION OF THE PTIC FOR OPTIMUM LOSSES RF When configuring the PTIC in your specific circuit design, at least one of the RF terminals must be connected to DC ground. If minimum transition times are required, DC ground on both RF terminals is recommended. To minimize losses, the PTIC should be oriented such that RF2 is at the lower RF impedance of the two RF nodes. A shunt PTIC, for example, should have RF2 connected to RF ground. ANT RF1 (PTIC Pad) RF2 (PTIC Pad) Bias Figure 6. PTIC Orientation Functional Block Diagram www.onsemi.com 4 TCP−3027N PART NUMBER DEFINITION Table 3. PART NUMBERS Capacitance 2V 20 V Package TCP-3027N-DT 2.70 0.77 8-Pillar WLCSP TCP-3027N-QT 2.70 0.77 6-Pin QFN Part Number For information on device numbering and ordering codes, please download the Device Nomenclature technical note (TND310/D) from www.onsemi.com. www.onsemi.com 5 TCP−3027N PACKAGE DIMENSIONS WLCSP8, 0.88x0.72 CASE 567KC ISSUE A È È PIN A1 REFERENCE 2X E 6X b1 6X D b 0.05 C A B DIM A A1 b b1 D E e e1 e2 e3 e4 0.03 C 0.05 C 2X NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS. A B DETAIL A 0.05 C TOP VIEW 2X b 2X 0.06 C b1 0.05 C A B 0.03 C A DETAIL B 0.05 C A1 SIDE VIEW NOTE 3 C RECOMMENDED SOLDERING FOOTPRINT* SEATING PLANE 0.57 2X e3 e DETAIL A 0.15 A1 2X 2X 0.13 0.40 PACKAGE OUTLINE e1 D C B MILLIMETERS MIN MAX 0.639 0.590 0.069 0.093 0.079 0.129 0.044 0.094 0.879 BSC 0.722 BSC 0.150 BSC 0.031 BSC 0.300 BSC 0.460 BSC 0.425 BSC 0.34 0.45 e2 2X 0.59 A 1 DIMENSIONS: MILLIMETERS 2 e4 0.13 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. DETAIL B BOTTOM VIEW www.onsemi.com 6 TCP−3027N PACKAGE DIMENSIONS QFN6 1.6x1.2, 0.5P CASE 485DX ISSUE O D A B L L NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. L1 ÍÍÍÍ ÍÍÍÍ ÍÍÍÍ DETAIL A E PIN ONE IDENTIFIER ALTERNATE TERMINAL CONSTRUCTIONS 0.05 C 2X 2X 0.05 C 0.10 C ÉÉÉ ÇÇÇ ÇÇÇ EXPOSED Cu TOP VIEW A DETAIL B DIM A A1 A3 b D E e L L1 MOLD CMPD MILLIMETERS MIN MAX 0.90 1.00 0.00 0.05 0.15 REF 0.22 0.28 1.60 BSC 1.20 BSC 0.50 BSC 0.39 0.46 −−− 0.15 DETAIL B ALTERNATE CONSTRUCTIONS A3 A1 0.05 C C SIDE VIEW RECOMMENDED MOUNTING FOOTPRINT* SEATING PLANE 6X 6X DETAIL A 0.60 b 0.10 C A 1 3 PACKAGE OUTLINE B 0.03 C 1.40 1 0.50 PITCH 6X L 6 6X 0.30 DIMENSIONS: MILLIMETERS 4 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. e BOTTOM VIEW ParaScan is a trademark of Paratek Microwave, Inc. ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5817−1050 www.onsemi.com 7 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative TCP−3027N/D