0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
AN6494NSA

AN6494NSA

  • 厂商:

    PANASONIC

  • 封装:

  • 描述:

    AN6494NSA - Digital Communication Orthogonal Modulator IC - Panasonic Semiconductor

  • 数据手册
  • 价格&库存
AN6494NSA 数据手册
AN6494NSA Digital Communication Orthogonal Modulator IC s Overview The AN6494NSA is an orthogonal modulator IC for digital cellular telephones. It incorporates a phase shifter and an APC circuit for indirect modulation in the 1.5GHz band. It efficiently prevents power from leaking to adjacent channels. When provided with an LC filter, it can efficiently suppress IF-band local harmonic spurious. Unit : mm 5.00±0.20 16 9 4.40±0.20 6.40±0.30 (1.0) 0.15 – 0.05 + 0.10 s Features • Operating supply voltage range : 2.7V to 4.0V • 1.5GHz indirect modulation • LO1’s eighth-order harmonic suppression : –65dBc or better • Output power level : –13dBm • Variable range : APC = typ. 38dB (at fout=1.5GHz) • Phase shifter frequency : 178MHz • Package : SSOP016-P-0225A with 0.65mm pitch 1 8 1.20±0.2 0 —10˚ 0.50±0.20 0.65 SEATING PLANE 0.10±0.10 (0.225) 0.22 +0.10 –0.05 SEATING PLANE SOP package with 16 pins (SSOP016-P-0225A) s Block Diagram L02 PO VAPC 16 15 14 13 NC 12 11 10 9 LPF 1 2 3 M 4 5 6 7 8 L01 VCC Q Q I I + s Pin Descriptions Pin No. 1 2 3 4 5 6 7 8 Q input Q input I input I input LC1 LO1 GND Description VCC (mod) Pin No. 9 10 11 12 13 14 15 16 LO2R LO2 APC/BS LC2 NC GND RFoutput VCC (UP–MIX) Description s Absolute Maximum Ratings (Ta=25˚C) Parameter Supply voltage Supply current Power dissipation Operating ambient temperature Storage temperature Symbol VCC ICC PD Topr Tstg Rating 4.2 60 252 (Ta=80˚C) –30 to + 80 –55 to + 125 Unit V mA mW ˚C ˚C s Recommended Operating Range Parameter Operating supply voltage range Symbol VCC Range 2.7V to 4.0V s Electrical Characteristics (Ta=25±2˚C) Parameter Output level (1) Symbol PO1 Condition LO1=178MHz, –20dBm LO2=1607MHz, –25dBm VAPC=2.5V LO1=178MHz, –20dBm LO2=1631MHz, –25dBm VAPC=2.5V LO1=178MHz, –20dBm LO2=1619MHz, –25dBm VAPC=2.5V LO1=178MHz, –20dBm LO2=1619MHz, –25dBm VAPC=0V LO1=178MHz, –20dBm LO2=1619MHz, –25dBm VAPC=1.0V min –16 typ –13 max –10 Unit dBm Output level (2) PO2 –16 –13 –10 dBm Current consumption ICC 38 48 mA µA Sleep current ISL 0 10 Minimum output level Pmin –52 –45 dBm Note) VCC=3.7V IQ signal : 0.5VP–P (single phase), π/4 QPSK modulated PO1 output frequency : 1428.0025MHz PO2 output frequency : 1453.0025MHz Pmin output frequency : 1441.0025MHz s Electrical Characteristics (Design Values for Reference) (Ta=25±2˚C) The following are design values for reference only (not guaranteed). Parameter Carrier leak suppression (fLO2–fLO1) *1 Image leak suppression *1 Symbol CL Condition LO1=178MHz, –20dBm LO2=1619MHz, –25dBm VAPC=2.5V, IQ: VDC offset adjust LO1=178MHz, –20dBm LO2=1619MHz, –25dBm VAPC=2.5V, IQ: VAC level adjust LO1=178MHz, –20dBm LO2=1619MHz, –25dBm VAPC=2.5V LO1=178MHz, –20dBm LO2=1619MHz, –25dBm VAPC=2.5V LO1=178MHz, –20dBm LO2=1619MHz, –25dBm VAPC=2.5V LO1=178MHz, –20dBm LO2=1619MHz, –25dBm VAPC=2.5V LO1=178MHz, –20dBm LO2=1619MHz, –25dBm VAPC=2.5V LO1=178MHz, –20dBm LO2=1619MHz, –25dBm VAPC=1.0 —2.5V LO1=178MHz, –20dBm LO2=1619MHz, –25dBm VAPC=1.0 —2.5V LO1=178MHz, –20dBm Lo2=1607MHz—1631MHz, –25dBm VAPC=2.5V LO1=178MHz, –20dBm LO2=1619MHz, –25dBm VAPC=2.5V LO1=178MHz, –20dBm LO2=1619MHz, –25dBm VAPC=2.5V min typ –35 max –30 Unit dBc IL –40 –35 dBc Adjacent spurious suppression *1 DU –70 –65 dBc Base-band distortion suppression *1 3rd intermodulation distortion suppression *2 (Po = –10dBm) Adjacent channel power leak suppression (50kHz separation) *3 Adjacent channel power leak suppression (100 kHz separation) *3 APC variation range *1 BD –40 dBc IM3 –35 dBc BL1 –60 dBc BL2 –65 dBc LAPC 30 38 dB APC output level control sensitivity *1 SAPC 47 dB/V In-band output level deviation *1 ∆P –1.5 +1.5 dB Direct conversion modulation current consumption *1 Up-mixer current consumption * IMD 17 22 mA IUM 21 26 mA Note) VCC= 3.7V IQsignal : 0.5VP–P (single phase), 1.85VDC *1 : π/4 QPSK modulation *2 : 3π/4 QPSK modulation *3 : PN9-stage modulation APC output level sensitivity was measured with VAPC=1.0V and VAPC=1.6V. s Usage Note Surge breakdown levels The following are design values for reference only (not guaranteed). Condition : C=200pF, and R=0Ω Pin No. 2 3 4 5 11 12 Positive breakdown level (V) 90 90 70 80 80 170 Negative breakdown level (V) 60 50 60 70 70 — s Pin Descriptions Pin No. Symbol I/O Description Equivalent circuit 1 VCC I This is the supply voltage pin for the direct conversion modulator. The IC incorporates a band-gap regulator to provide a regulated bias independent of VCC or temperature change. I signal input. The relationship between input DC bias and amplitude is as follows : 2 I I DC bias (V) 1.7— (VCC– 0.9) Amplitude VP–P 0.5 (single phase) 2 2kΩ 1 Input impedance is 100kΩ or more. 3 3 I I Inverted-I signal input. Apply 1.5— (VCC – 0.9) V for single-phase input mode. Q signal input. The relationship between input DC bias and amplitude is as follows : 4 Q I DC bias (V) 1.7— (VCC– 0.9) Amplitude VP–P 0.5 (single phase) 4 2kΩ 1 Input impedance is 100kΩ or more. 5 5 Q I Inverted-Q signal input. Apply 1.5— (VCC– 0.9)V for single-phase input mode. External 6 LC1 An external LC connected to this pin removes spurious from the transmission band by raising up the Lo1 input frequency band. The output is an emitter follower. 6 12 s Pin Descriptions (cont.) Pin No. Symbol I/O Description Equivalent circuit 1 10kΩ 7 Lo1 I This is the local input to the orthogonal modulator. The input impedance is 10kΩ. 6 340Ω 5pF 2pF 2pF 2pF 340Ω 2pF 8 GND This is the ground for the orthogonal modulator. The ground foil pattern for this pin must be wide enough to provide a low impedance. 9 Lo2 REF I This is a local input to the UP mixer. An external balance coil should be used to provide balanced input. 16 7kΩ 1kΩ 1kΩ 5pF 5pF 10 Lo2 I This is a local input to the UP mixer. An external balance coil should be used to provide balanced input. 10 9 This is the battery save control for all circuits. It also controls RF output power. VAPC (V) 11 APC/BS I 0 — 0.5 1.0 —VCC Status OFF ON (APC control) 11 Regulator 10kΩ 3kΩ 10kΩ (APC control) The input impedance is 5kΩ or more. External 12 LC2 An external LC connected to this pin removes spurious from the transmission band by raising up the Lo1 input frequency band. The output is an emitter follower. 6 12 s Pin Descriptions (cont.) Pin No. 13 Symbol NC I/O Description Equivalent circuit 14 GND This is the ground for the UP mixer and the output amplifier. The ground foil pattern for this pin must be wide enough to provide a low impedance for high frequencies. 200Ω 200Ω 16 15 RF output O This is the RF output from the output amplifier circuit (emitter follower). 15 16 VCC I This is the power supply for the UP mixer and the output amplifier circuit. It incorporates a regulating circuit to provide a regulated bias independent of VCC or temperature change. s Characteristics Curve Output Level (dBm) /Image Leak Suppression (dBc) Adjacent Channel Leak Power Suppression (50kHz Separation) (dBc) Adjacent Channel Leak Power Suppression (100kHz Separation) (dBc) APC Control Voltage Characteristics –10 (T= –20 –30 –40 –50 –60 –70 –80 BL1 Nearby Spurious Suppression (dBc) BL2 –50 –60 Circuit OFF –70 DU –80 0 1 2 3 IL (T= 80˚C) 27˚C) PO VCC=3.0V LO1=178MHZ, –20dBm LO2=1619MHZ, –25dBm IQ signal : 0.5Vp-p (single phase) (T= –30˚C) APC Control Voltage (V)
AN6494NSA 价格&库存

很抱歉,暂时无法提供与“AN6494NSA”相匹配的价格&库存,您可以联系我们找货

免费人工找货