87C750

INTEGRATED CIRCUITS 83C750/87C750 80C51 8-bit microcontroller family 1K/64 OTP ROM, low pin count Product specification Supersedes data of 1998 Jan 19 IC20 Data Handbook 1998 May 01 Philips Semiconductors Philips Semiconductors Product specification 80C51 8-bit microcontroller family 1K/64 OTP/ROM, low pin count 83C750/87C750 DESCRIPTION The Philips 8XC750 offers the advantages of the 80C51 architecture in a small package and at low cost. The 8XC750 Microcontroller is fabricated with Philips high-density CMOS technology. Philips epitaxial substrate minimizes CMOS latch-up sensitivity. The 87C750 contains a 1k × 8 EPROM, a 64 × 8 RAM, 19 I/O lines, a 16-bit auto-reload counter/timer, a five-source, fixed-priority level interrupt structure and an on-chip oscillator. PIN CONFIGURATIONS P3.4/A4 1 P3.3/A3 2 P3.2/A2/A10 3 P3.1/A1/A9 4 P3.0/A0/A8 5 P0.2/VPP P0.1/OE–PGM P0.0/ASEL RST 6 7 8 9 PLASTIC DUAL IN-LINE AND SHRINK SMALL OUTLINE PACKAGE 24 VCC 23 P3.5/A5 22 P3.6/A6 21 P3.7/A7 20 P1.7/T0/D7 19 P1.6/INT1/D6 18 P1.5/INT0/D5 17 P1.4/D4 16 P1.3/D3 15 P1.2/D2 14 P1.1/D1 13 P1.0/D0 FEATURES • 80C51 based architecture • Oscillator frequency range—up to 16MHz • Small package sizes – 24-pin DIP (300 mil “skinny DIP”) – 24-pin Shrink Small Outline Package – 28-pin PLCC X2 10 X1 11 VSS 12 4 5 PLASTIC LEADED CHIP CARRIER 11 12 Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 Function P3.4/A4 P3.3/A3 P3.2/A2/A10 P3.1/A1/A9 NC* P3.0/A0/A8 P0.2/VPP P0.1/OE-PGM P0.0/ASEL NC* RST X2 X1 VSS 18 Pin 15 16 17 18 19 20 21 22 23 24 25 26 27 28 1 26 • 87C750 available in one-time programmable plastic packages • Low power consumption: – Normal operation: less than 11mA @ 5V, 12MHz – Idle mode – Power-down mode 25 19 • 1k × 8 EPROM (87C750) • 64 × 8 RAM • 16-bit auto reloadable counter/timer • Boolean processor • CMOS and TTL compatible • Well suited for logic replacement, consumer and industrial applications • LED drive outputs Function P1.0/D0 P1.1/D1 P1.2/D2 P1.3/D3 P1.4/D4 P1.5/INT0/D5 NC* NC* P1.6/INT1/D6 P1.7/T0/D7 P3.7/A7 P3.6/A6 P3.5/A5 VCC * NO INTERNAL CONNECTION SU00295A ORDERING INFORMATION ROM P83C750EBP N P83C750EFP N P83C750EBA A P83C750EFA A EPROM1 P87C750EBP N P87C750EFP N P87C750EBA A P87C750EFA A OTP OTP OTP OTP TEMPERATURE RANGE °C AND PACKAGE 0 to +70, Plastic Dual In-line Package –40 to +85, Plastic Dual In-line Package 0 to +70, Plastic Lead Chip Carrier –40 to +85, Plastic Lead Chip Carrier 0 to +70, Shrink Small Outline Package FREQUENCY 3.5 to 16MHz 3.5 to 16MHz 3.5 to 16MHz 3.5 to 16MHz 3.5 to 16MHz DRAWING NUMBER SOT222-1 SOT222-1 SOT261-3 SOT261-3 SOT340-1 P83C750EBD DB P87C750EBD DB OTP NOTE: 1. OTP = One Time Programmable EPROM. 1998 May 01 2 853–1683 19331 Philips Semiconductors Product specification 80C51 8-bit microcontroller family 1K/64 OTP/ROM, low pin count 83C750/87C750 BLOCK DIAGRAM P0.0–P0.2 PORT 0 DRIVERS VCC VSS RAM ADDR REGISTER RAM PORT 0 LATCH EPROM B REGISTER ACC STACK POINTER PROGRAM ADDRESS REGISTER TMP2 TMP1 ALU PCON IE TH0 TL0 RTL RTH TCON BUFFER PSW INTERRUPT AND TIMER BLOCKS PC INCREMENTER PROGRAM COUNTER INSTRUCTION REGISTER RST TIMING AND CONTROL DPTR PD PORT 1 LATCH PORT 3 LATCH OSCILLATOR PORT 1 DRIVERS X1 X2 P1.0–P1.7 P3.0–P3.7 PORT 3 DRIVERS SU00312 1998 May 01 3 Philips Semiconductors Product specification 80C51 8-bit microcontroller family 1K/64 OTP/ROM, low pin count 83C750/87C750 PIN DESCRIPTIONS PIN NO. MNEMONIC VSS VCC P0.0-P0.2 DIP/ SSOP 12 24 8-6 LCC 14 28 9-7 TYPE I I I/O Circuit Ground Potential Supply voltage during normal, idle, and power-down operation. Port 0: Port 0 is a 3-bit open-drain, bidirectional port. Port 0 pins that have 1s written to them float, and in that state can be used as high-impedance inputs. These pins are driven low if the port register bit is written with a 0. The state of the pin can always be read from the port register by the program. P0.0, P0.1, and P0.2 are open drain bidirectional I/O pins with the electrical characteristics listed in the tables that follow. While these differ from “standard TTL” characteristics, they are close enough for the pins to still be used as general-purpose I/O. Port 0 also provides alternate functions for programming the EPROM memory as follows: VPP (P0.2) – Programming voltage input. (See Note 1.) OE/PGM (P0.1) – Input which specifies verify mode (output enable) or the program mode. OE/PGM = 1 output enabled (verify mode). OE/PGM = 0 program mode. ASEL (P0.0) – Input which indicates which bits of the EPROM address are applied to port 3. ASEL = 0 low address byte available on port 3. ASEL = 1 high address byte available on port 3 (only the three least significant bits are used). Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: IIL). Port 1 serves to output the addressed EPROM contents in the verify mode and accepts as inputs the value to program into the selected address during the program mode. Port 1 also serves the special function features of the 80C51 family as listed below: INT0 (P1.5): External interrupt. INT1 (P1.6): External interrupt. T0 (P1.7): Timer 0 external input. Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: IIL). Port 3 also functions as the address input for the EPROM memory location to be programmed (or verified). The 10-bit address is multiplexed into this port as specified by P0.0/ASEL. Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to VSS permits a power-on RESET using only an external capacitor to VCC. After the device is reset, a 10-bit serial sequence, sent LSB first, applied to RESET, places the device in the programming state allowing programming address, data and VPP to be applied for programming or verification purposes. The RESET serial sequence must be synchronized with the X1 input. Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits. X1 also serves as the clock to strobe in a serial bit stream into RESET to place the device in the programming state. Crystal 2: Output from the inverting oscillator amplifier. NAME AND FUNCTION 6 7 7 8 N/A I 8 9 I P1.0-P1.7 13-20 15-20, 23, 24 I/O 18 19 20 P3.0-P3.7 5-1, 23-21 20 23 24 6, 4-1, 27-25 I I I I/O RST 9 11 I X1 11 13 I X2 10 12 O NOTE: 1. When P0.2 is at or close to 0 Volt, it may affect the internal ROM operation. We recommend that P0.2 be tied to VCC via a small pull-up (e.g., 2kΩ). OSCILLATOR CHARACTERISTICS X1 and X2 are the input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator. To drive the device from an external clock source, X1 should be driven while X2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed. enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-up, the voltage on VCC and RST must come up at the same time for a proper start-up. IDLE MODE In idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset. RESET A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long 1998 May 01 4 Philips Semiconductors Product specification 80C51 8-bit microcontroller family 1K/64 OTP/ROM, low pin count 83C750/87C750 POWER-DOWN MODE In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. the control bits for the reduced power modes are in the special function register PCON. TCON is set on counter overflow and, if the interrupt is enabled, will generate an interrupt. TCON Register MSB GATE C/T TF TR IE0 IT0 IE1 LSB IT1 GATE Table 1. MODE Idle Power-down External Pin Status During Idle and Power-Down Modes Port 0 Data Data Port 1 Data Data Port 2 Data Data C/T TF TR DIFFERENCES BETWEEN THE 8XC750 AND THE 80C51 Program Memory On the 8XC750, program memory is 1024 bytes long and is not externally expandable, so the 80C51 instructions MOVX, LJMP, and LCALL are not implemented. The only fixed locations in program memory are the addresses at which execution is taken up in response to reset and interrupts, which are as follows: Program Memory Event Address Reset 000 External INT0 003 Counter/timer 0 00B 013 External INT1 IE0 IT0 IE1 IT1 1 – Timer/counter is enabled only when INT0 pin is high, and TR is 1. 0 – Timer/counter is enabled when TR is 1. 1 – Counter/timer operation from T0 pin. 0 – Timer operation from internal clock. 1 – Set on overflow of TH. 0 – Cleared when processor vectors to interrupt routine and by reset. 1 – Timer/counter enabled. 0 – Timer/counter disabled. 1 – Edge detected in INT0. 1 – INT0 is edge triggered. 0 – INT0 is level sensitive. 1 – Edge detected on INT1. 1 – INT1 is edge triggered. 0 – INT1 is level sensitive. These flags are functionally identical to the corresponding 80C51 flags, except that there is only one timer on the 83C750 and the flags are therefore combined into one register. Note that the positions of the IE0/IT0 and IE1/IT1 bits are transposed from the positions used in the standard 80C51 TCON register. Interrupt Subsystem – Fixed Priority The IP register and the 2-level interrupt system of the 80C51 are eliminated. Simultaneous interrupt conditions are resolved by a single-level, fixed priority as follows: Highest priority: Pin INT0 Counter/timer flag 0 Pin INT1 Counter/Timer Subsystem Timer/Counter The 8XC750 has one timers: a 16-bit timer/counter. The 16-bit timer/counter’s operation is similar to mode 2 operation on the 80C51, but is extended to 16 bits. The timer/counter is clocked by either 1/12 the oscillator frequency or by transitions on the T0 pin. The C/T pin in special function register TCON selects between these two modes. When the TCON TR bit is set, the timer/counter is enabled. Register pair TH and TL are incremented by the clock source. When the register pair overflows, the register pair is reloaded with the values in registers RTH and RTL. The value in the reload registers is left unchanged. See the 83C750 counter/timer block diagram in Figure 1. The TF bit in special function register Special Function Register Addresses Special function registers for the 8XC750 are identical to those of the 80C51, except for the changes listed below: 80C51 special function registers not present in the 8XC750 are TMOD (89), P2 (A0) and IP (B8). The 80C51 registers TH1 and TL1 are replaced with the 87C750 registers RTH and RTL respectively (refer to Table 2). OSC ÷ 12 C/T = 0 TL C/T = 1 TH TF Int. T0 Pin TR Reload Gate INT0 Pin RTL RTH SU00300 Figure 1. 83C751 Counter/Timer Block Diagram 1998 May 01 5 Philips Semiconductors Product specification 80C51 8-bit microcontroller family 1K/64 OTP/ROM, low pin count 83C750/87C750 Table 2. SYMBOL ACC* B* DPTR: DPH DPL 87C750 Special Function Registers DESCRIPTION Accumulator B register Data pointer (2 bytes) High byte Low byte DIRECT BIT ADDRESS, SYMBOL, OR ALTERNATIVE PORT FUNCTION ADDRESS MSB LSB E0H F0H E7 F7 E6 F6 E5 F5 E4 F4 E3 F3 E2 F2 E1 F1 E0 F0 RESET VALUE 00H 00H 83H 82H AF AE – AD – AC – AB – AA EX1 82 A9 ET0 81 – 91 – B1 A8 EX0 80 – 90 – B0 00H 00H IE*# Interrupt enable A8H EA 00H P0*# Port 0 80H – 97 – 96 INT1 B6 – 95 INT0 B5 – 94 – B4 – 93 – B3 – 92 – B2 xxxxx111B P1* P3* Port 1 Port 3 90H B0H T0 B7 FFH FFH PCON# Power control 87H – – – – – – PD IDL xxxxxx00B D7 PSW* Program status word D0H CY D6 AC D5 F0 D4 RS1 D3 RS0 D2 OV D1 – D0 P 00H SP Stack pointer 81H 8F 8E C/T 8D TF 8C TR 8B IE0 8A IT0 89 IE1 88 IT1 07H TCON*# Timer/counter control 88H GATE 00H TL# TH# RTL# Timer low byte Timer high byte Timer low reload 8AH 8CH 8BH 00H 00H 00H 00H RTH# Timer high reload 8DH * SFRs are bit addressable. # SFRs are modified from or added to the 80C51 SFRs. ABSOLUTE MAXIMUM RATINGS1, 2 PARAMETER Storage temperature range Voltage from VCC to VSS Voltage from any pin to VSS (except VPP) Power dissipation Voltage on VPP pin to VSS Maximum IOL per I/O pin RATING –65 to +150 –0.5 to +6.5 –0.5 to VCC + 0.5 1.0 0 to +13.0 10 UNIT °C V V W V mA NOTES: 1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied. 2. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima. 1998 May 01 6 Philips Semiconductors Product specification 80C51 8-bit microcontroller family 1K/64 OTP/ROM, low pin count 83C750/87C750 DC ELECTRICAL CHARACTERISTICS Tamb = 0°C to +70°C or –40°C to +85°C, VCC = 5V ±10%, VSS = 0V1 TEST SYMBOL VIL VIH VIH1 VOL VOL1 VOH PARAMETER Input low voltage Input high voltage, except X1, RST Input high voltage, X1, RST Output low voltage, ports 1 and 3 Output low voltage, port 0 Output high voltage, ports 1 and 3 IOL = 1.6mA2 IOL = 3.2mA2 IOH = –60µA IOH = –25µA IOH = –10µA 2.4 0.75VCC 0.9VCC 10 VIN = 0.45V VIN = 2V (0 to +70°C) VIN = 2V (–40 to +85°C) 0.45 < VIN < VCC 25 Test freq = 1MHz, Tamb = 25°C VCC = 2 to VCC max VSS = 0V VCC = 5V±10% Tamb = 21°C to 27°C VPP = 13.0V 12.5 –50 –650 –750 ±10 175 10 50 13.0 50 CONDITIONS MIN –0.5 0.2VCC+0.9 0.7VCC LIMITS MAX 0.2VDD–0.1 VCC+0.5 VCC+0.5 0.45 0.45 UNIT V V V V V V V V pF µA µA µA µA kΩ pF µA V mA C IIL ITL ILI RRST CIO IPD VPP IPP Capacitance Logical 0 input current, ports 1 and 3 Logical 1 to 0 transition current, ports 1 and 33 Input leakage current, port 0 Internal pull-down resistor Pin capacitance Power-down current4 VPP program voltage Program current ICC Supply current (see Figure 3)5, 6 NOTES: 1. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to VSS unless otherwise noted. 2. Under steady state (non-transient) conditions, IOL must be externally limited as follows: Maximum IOL per port pin: 10mA (NOTE: This is 85°C spec.) Maximum IOL per 8-bit port: 26mA 67mA Maximum total IOL for all outputs: If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions. 3. Pins of ports 1 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN is approximately 2V. 4. Power-down ICC is measured with all output pins disconnected; port 0 = VCC; X2, X1 n.c.; RST = VSS. 5. Active ICC is measured with all output pins disconnected; X1 driven with tCLCH, tCHCL = 5ns, VIL = VSS + 0.5V, VIH = VCC – 0.5V; X2 n.c.; RST = port 0 = VCC. ICC will be slightly higher if a crystal oscillator is used. 6. Idle ICC is measured with all output pins disconnected; X1 driven with tCLCH, tCHCL = 5ns, VIL = VSS + 0.5V, VIH = VCC – 0.5V; X2 n.c.; port 0 = VCC; RST = VSS. AC ELECTRICAL CHARACTERISTICS Tamb = 0°C to +70°C or –40°C to +85°C, VCC = 5V ±10%, VSS = 0V1, 2 VARIABLE CLOCK SYMBOL 1/tCLCL tCHCX tCLCX tCLCH Oscillator frequency: High time Low time Rise time External Clock (Figure 2) 20 20 20 10 10 20 ns ns ns PARAMETER MIN 3.5 MAX 16 MIN 3.5 MAX 40 UNIT MHz tCHCL Fall time 20 20 ns NOTES: 1. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to VSS unless otherwise noted. 2. Load capacitance for ports = 80pF. 1998 May 01 7 Philips Semiconductors Product specification 80C51 8-bit microcontroller family 1K/64 OTP/ROM, low pin count 83C750/87C750 EXPLANATION OF THE AC SYMBOLS In defining the clock waveform, care must be taken not to exceed the MIN or MAX limits of the AC electrical characteristics table. Each timing symbol has five characters. The first character is always ‘t’ (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are: C – Clock D – Input data H L Q T V X Z – – – – – – – Logic level high Logic level low Output data Time Valid No longer a valid logic level Float VCC –0.5 0.2 VCC + 0.9 0.2 VCC – 0.1 0.45V tCLCX tCHCX tCHCL tCLCL tCLCH SU00297 Figure 2. External Clock Drive 60 22 20 18 16 14 I CC(mA) 12 10 8 6 4 2 MAX IDLE ICC6 10 MAX IDLE ICC6 TYP IDLE ICC6 0 4 8 12 16 16 20 24 28 32 36 40 20 TYP ACTIVE ICC5 40 MAX ACTIVE ICC 5 50 MAX ACTIVE ICC5 I CC(mA) 30 TYP ACTIVE ICC5 TYP IDLE ICC6 Frequency (MHz) Frequency (MHz) SU00313 Figure 3. ICC vs. Frequency Maximum ICC values taken at VCC max and worst case temperature. Typical ICC values taken at VCC = 5.0V and 25°C. Notes 5 and 6 refer to DC Electrical Characteristics. ROM CODE SUBMISSION When submitting ROM code for the 80C750, the following must be specified: 1. 1k byte user ROM data ADDRESS 0000H to 03FFH CONTENT DATA BIT(S) 7:0 COMMENT User ROM Data 1998 May 01 8 Philips Semiconductors Product specification 80C51 8-bit microcontroller family 1K/64 OTP/ROM, low pin count 83C750/87C750 87C750 PROGRAMMING CONSIDERATIONS EPROM Characteristics The 87C750 is programmed by using a modified Quick-Pulse Programming algorithm similar to that used for devices such as the 87C451 and 87C51. It differs from these devices in that a serial data stream is used to place the 87C750 in the programming mode. Figure 4 shows a block diagram of the programming configuration for the 87C750. Port pin P0.2 is used as the programming voltage supply input (VPP signal). Port pin P0.1 is used as the program (PGM/) signal. This pin is used for the 25 programming pulses. Port 3 is used as the address input for the byte to be programmed and accepts both the high and low components of the eleven bit address. Multiplexing of these address components is performed using the ASEL input. The user should drive the ASEL input high and then drive port 3 with the high order bits of the address. ASEL should remain high for at least 13 clock cycles. ASEL may then be driven low which latches the high order bits of the address internally. the high address should remain on port 3 for at least two clock cycles after ASEL is driven low. Port 3 may then be driven with the low byte of the address. The low address will be internally stable 13 clock cycles later. The address will remain stable provided that the low byte placed on port 3 is held stable and ASEL is kept low. Note: ASEL needs to be pulsed high only to change the high byte of the address. Port 1 is used as a bidirectional data bus during programming and verify operations. During programming mode, it accepts the byte to be programmed. During verify mode, it provides the contents of the EPROM location specified by the address which has been supplied to Port 3. The XTAL1 pin is the oscillator input and receives the master system clock. This clock should be between 1.2 and 6MHz. The RESET pin is used to accept the serial data stream that places the 87C750 into various programming modes. This pattern consists of a 10-bit code with the LSB sent first. Each bit is synchronized to the clock input, X1. repeated until a total of 25 programming pulses have occurred. At the conclusion of the last pulse, the PGM/ signal should remain high. The VPP signal may now be driven to the VOH level, placing the 87C750 in the verify mode. (Port 1 is now used as an output port). After four machine cycles (48 clock periods), the contents of the addressed location in the EPROM array will appear on Port 1. The next programming cycle may now be initiated by placing the address information at the inputs of the multiplexed buffers, driving the VPP pin to the VPP voltage level, providing the byte to be programmed to Port1 and issuing the 26 programming pulses on the PGM/ pin, bringing VPP back down to the VC level and verifying the byte. Programming Modes The 87C750 has four programming features incorporated within its EPROM array. These include the USER EPROM for storage of the application’s code, a 16-byte encryption key array and two security bits. Programming and verification of these four elements are selected by a combination of the serial data stream applied to the RESET pin and the voltage levels applied to port pins P0.1 and P0.2. The various combinations are shown in Table 3. Encryption Key Table The 87C750 includes a 16-byte EPROM array that is programmable by the end user. The contents of this array can then be used to encrypt the program memory contents during a program memory verify operation. When a program memory verify operation is performed, the contents of the program memory location is XNOR’ed with one of the bytes in the 16-byte encryption table. The resulting data pattern is then provided to port 1 as the verify data. The encryption mechanism can be disable, in essence, by leaving the bytes in the encryption table in their erased state (FFH) since the XNOR product of a bit with a logical one will result in the original bit. The encryption bytes are mapped with the code memory in 16-byte groups. the first byte in code memory will be encrypted with the first byte in the encryption table; the second byte in code memory will be encrypted with the second byte in the encryption table and so forth up to and including the 16the byte. The encryption repeats in 16-byte groups; the 17th byte in the code memory will be encrypted with the first byte in the encryption table, and so forth. Programming Operation Figures 5 and 6 show the timing diagrams for the program/verify cycle. RESET should initially be held high for at least two machine cycles. P0.1 (PGM/) and P0.2 (VPP) will be at VOH as a result of the RESET operation. At this point, these pins function as normal quasi-bidirectional I/O ports and the programming equipment may pull these lines low. However, prior to sending the 10-bit code on the RESET pin, the programming equipment should drive these pins high (VIH). The RESET pin may now be used as the serial data input for the data stream which places the 87C750 in the programming mode. Data bits are sampled during the clock high time and thus should only change during the time that the clock is low. Following transmission of the last data bit, the RESET pin should be held low. Next the address information for the location to be programmed is placed on port 3 and ASEL is used to perform the address multiplexing, as previously described. At this time, port 1 functions as an output. A high voltage VPP level is then applied to the VPP input (P0.2). (This sets Port 1 as an input port). The data to be programmed into the EPROM array is then placed on Port 1. This is followed by a series of programming pulses applied to the PGM/ pin (P0.1). These pulses are created by driving P0.1 low and then high. This pulse is Security Bits Two security bits, security bit 1 and security bit 2, are provided to limit access to the USER EPROM and encryption key arrays. Security bit 1 is the program inhibit bit, and once programmed performs the following functions: 1. Additional programming of the USER EPROM is inhibited. 2. Additional programming of the encryption key is inhibited. 3. Verification of the encryption key is inhibited. 4. Verification of the USER EPROM and the security bit levels may still be performed. (If the encryption key array is being used, this security bit should be programmed by the user to prevent unauthorized parties from reprogramming the encryption key to all logical zero bits. Such programming would provide data during a verify cycle that is the logical complement of the USER EPROM contents). Security bit 2, the verify inhibit bit, prevents verification of both the USER EPROM array and the encryption key arrays. The security bit levels may still be verified. 1998 May 01 9 Philips Semiconductors Product specification 80C51 8-bit microcontroller family 1K/64 OTP/ROM, low pin count 83C750/87C750 Programming and Verifying Security Bits Security bits are programmed employing the same techniques used to program the USER EPROM and KEY arrays using serial data streams and logic levels on port pins indicated in Table 3. When programming either security bit, it is not necessary to provide address or data information to the 87C750 on ports 1 and 3. Verification occurs in a similar manner using the RESET serial stream shown in Table 3. Port 3 is not required to be driven and the results of the verify operation will appear on ports 1.6 and 1.7. Ports 1.7 contains the security bit 1 data and is a logical one if programmed and a logical zero if not programmed. Likewise, P1.6 contains the security bit 2 data and is a logical one if programmed and a logical zero if not programmed. Table 3. Implementing Program/Verify Modes OPERATION Program user EPROM Verify user EPROM Program key EPROM Verify key EPROM Program security bit 1 Program security bit 2 Verify security bits NOTE: 1. Pulsed from VIH to VIL and returned to VIH. SERIAL CODE 296H 296H 292H 292H 29AH 298H 29AH P0.1 (PGM/) –1 VIH –1 VIH –1 –1 VIH P0.2 (VPP) VPP VIH VPP VIH VPP VPP VIH EPROM PROGRAMMING AND VERIFICATION Tamb = 21°C to +27°C, VCC = 5V ±10%, VSS = 0V SYMBOL 1/tCLCL tAVGL1 tGHAX tDVGL tDVGL tGHDX tSHGL tGHSL tGLGH tAVQV tSYNL tSYNH tMASEL tMAHLD tHASET 2 PARAMETER Oscillator/clock frequency Address setup to P0.1 (PROG–) low Address hold after P0.1 (PROG–) high Data setup to P0.1 (PROG–) low Data setup to P0.1 (PROG–) low Data hold after P0.1 (PROG–) high VPP setup to P0.1 (PROG–) low VPP hold after P0.1 (PROG–) P0.1 (PROG–) width VPP low (VCC) to data valid P0.1 (PROG–) high to P0.1 (PROG–) low P0.0 (sync pulse) low P0.0 (sync pulse) high ASEL high time Address hold time Address setup to ASEL MIN 1.2 10µs + 24tCLCL 48tCLCL 38tCLCL 38tCLCL 36tCLCL 10 10 90 MAX 6 UNIT MHz µs µs 110 48tCLCL µs µs tGHGL 10 4tCLCL 8tCLCL 13tCLCL 2tCLCL 13tCLCL 48tCLCL tADSTA Low address to valid data NOTES: 1. Address should be valid at least 24tCLCL before the rising edge of P0.2 (VPP). 2. For a pure verify mode, i.e., no program mode in between, tAVQV is 14tCLCL maximum. 1998 May 01 10 Philips Semiconductors Product specification 80C51 8-bit microcontroller family 1K/64 OTP/ROM, low pin count 83C750/87C750 87C750 A0–A9 ADDRESS STROBE P3.0–P3.7 P0.0/ASEL VCC VSS +5V PROGRAMMING PULSES VPP/VIH VOLTAGE SOURCE CLK SOURCE P0.1 P0.2 XTAL1 P1.0–P1.7 DATA BUS RESET CONTROL LOGIC RESET SU00314 Figure 4. Programming Configuration XTAL1 MIN 2 MACHINE CYCLES RESET BIT 0 BIT 1 BIT 2 TEN BIT SERIAL CODE BIT 3 BIT 4 BIT 5 BIT 6 BIT 7 BIT 8 BIT 9 P0.2 UNDEFINED P0.1 UNDEFINED SU00302 Figure 5. Entry into Program/Verify Modes 12.75V P0.2 (VPP) 5V tSHGL 25 PULSES 5V tGHSL P0.1 (PGM) tMASEL tGLGH 98µs MIN P0.0 (ASEL) 10µs MIN tGHGL tHASET PORT 3 HIGH ADDRESS tHAHLD LOW ADDRESS tADSTA PORT 1 INVALID DATA VERIFY MODE VALID DATA tDVGL tGHDX tAVQV INVALID DATA VERIFY MODE VALID DATA DATA TO BE PROGRAMMED PROGRAM MODE SU00310 Figure 6. Program/Verify Cycle 1998 May 01 11 Philips Semiconductors Product specification 80C51 8-bit microcontroller family 1K/64 OTP/ROM low pin count 83C750/87C750 DIP24: plastic dual in-line package; 24 leads (300 mil) SOT222-1 1998 May 01 12 Philips Semiconductors Product specification 80C51 8-bit microcontroller family 1K/64 OTP/ROM low pin count 83C750/87C750 PLCC28: plastic leaded chip carrer; 28 leads; pedestal SOT261-3 1998 May 01 13 Philips Semiconductors Product specification 80C51 8-bit microcontroller family 1K/64 OTP/ROM low pin count 83C750/87C750 SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm SOT340-1 1998 May 01 14 Philips Semiconductors Product specification 80C51 8-bit microcontroller family 1K/64 OTP/ROM low pin count 83C750/87C750 NOTES 1998 May 01 15 Philips Semiconductors Product specification 80C51 8-bit microcontroller family 1K/64 OTP/ROM low pin count 83C750/87C750 Data sheet status Data sheet status Objective specification Preliminary specification Product specification Product status Development Qualification Definition [1] This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice. This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product. This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. Production [1] Please consult the most recently issued datasheet before initiating or completing a design. Definitions Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Disclaimers Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A. Date of release: 05-98 Document order number: 9397 750 03844 Philips Semiconductors 1998 May 01 16