BUK566-60A

Philips Semiconductors Product specification PowerMOS transistor Logic level FET GENERAL DESCRIPTION N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mount applications. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications. BUK566-60A QUICK REFERENCE DATA SYMBOL VDS ID Ptot RDS(ON) PARAMETER Drain-source voltage Drain current (DC) Total power dissipation Drain-source on-state resistance VGS = 5 V MAX. 60 50 150 26 UNIT V A W mΩ PINNING - SOT404 PIN 1 2 3 mb gate drain source drain DESCRIPTION PIN CONFIGURATION mb SYMBOL d g 2 1 3 s LIMITING VALUES Limiting values in accordance with the Absolute Maximum System (IEC 134) SYMBOL VDS VDGR ±VGS ±VGSM ID ID IDM Ptot Tstg Tj PARAMETER Drain-source voltage Drain-gate voltage Gate-source voltage Non-repetitive gate-source voltage Drain current (DC) Drain current (DC) Drain current (pulse peak value) Total power dissipation Storage temperature Junction temperature CONDITIONS RGS = 20 kΩ tp ≤ 50 µs Tmb = 25 ˚C Tmb = 100 ˚C Tmb = 25 ˚C Tmb = 25 ˚C MIN. - 55 MAX. 60 60 15 20 50 38 200 150 175 175 UNIT V V V V A A A W ˚C ˚C THERMAL RESISTANCES SYMBOL Rth j-mb Rth j-a PARAMETER Thermal resistance junction to mounting base Thermal resistance junction to ambient CONDITIONS MIN. minimum footprint, FR4 boards (see. Fig 18). TYP. 50 MAX. 1.0 UNIT K/W K/W February 1996 1 Rev 1.000 Philips Semiconductors Product specification PowerMOS transistor Logic level FET STATIC CHARACTERISTICS Tmb = 25 ˚C unless otherwise specified SYMBOL V(BR)DSS VGS(TO) IDSS IDSS IGSS RDS(ON) PARAMETER Drain-source breakdown voltage Gate threshold voltage Zero gate voltage drain current Zero gate voltage drain current Gate source leakage current Drain-source on-state resistance CONDITIONS VGS = 0 V; ID = 0.25 mA VDS = VGS; ID = 1 mA VDS = 60 V; VGS = 0 V; Tj = 25 ˚C VDS = 60 V; VGS = 0 V; Tj =125 ˚C VGS = ±15 V; VDS = 0 V VGS = 5 V; ID = 25 A MIN. 60 1.0 - BUK566-60A TYP. 1.5 1 0.1 10 20 MAX. 2.0 10 1.0 100 26 UNIT V V µA mA nA mΩ DYNAMIC CHARACTERISTICS Tmb = 25 ˚C unless otherwise specified SYMBOL gfs Ciss Coss Crss td on tr td off tf Ld Ls PARAMETER Forward transconductance Input capacitance Output capacitance Feedback capacitance Turn-on delay time Turn-on rise time Turn-off delay time Turn-off fall time Internal drain inductance Internal source inductance CONDITIONS VDS = 25 V; ID = 25 A VGS = 0 V; VDS = 25 V; f = 1 MHz VDD = 30 V; ID = 3 A; VGS = 5 V; RGS = 50 Ω; Rgen = 50 Ω Measured from upper edge of drain tab to centre of die Measured from source lead soldering point to source bond pad MIN. 17 TYP. 30 2200 700 280 40 150 350 190 2.5 7.5 MAX. 2800 1000 400 50 250 450 250 UNIT S pF pF pF ns ns ns ns nH nH REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS Tmb = 25 ˚C unless otherwise specified SYMBOL IDR IDRM VSD trr Qrr PARAMETER Continuous reverse drain current Pulsed reverse drain current Diode forward voltage Reverse recovery time Reverse recovery charge CONDITIONS IF = 50 A ; VGS = 0 V IF = 50 A; -dIF/dt = 100 A/µs; VGS = 0 V; VR = 30 V MIN. TYP. 1.1 80 0.4 MAX. 50 200 2.0 UNIT A A V ns µC AVALANCHE LIMITING VALUE Tmb = 25 ˚C unless otherwise specified SYMBOL WDSS PARAMETER Drain-source non-repetitive unclamped inductive turn-off energy CONDITIONS ID = 25 A ; VDD ≤ 25 V ; VGS = 5 V ; RGS = 50 Ω MIN. TYP. MAX. 150 UNIT mJ February 1996 2 Rev 1.000 Philips Semiconductors Product specification PowerMOS transistor Logic level FET BUK566-60A 120 110 100 90 80 70 60 50 40 30 20 10 0 PD% Normalised Power Derating 10 Zth j-mb / (K/W) BUKx56-lv 1 D= 0.5 0.1 0.2 0.1 0.05 0.02 P D 0 tp tp T t 1E+01 0.01 D= 0 20 40 60 80 100 Tmb / C 120 140 160 180 0.001 1E-05 1E-03 t/s T 1E-01 Fig.1. Normalised power dissipation. PD% = 100⋅PD/PD 25 ˚C = f(Tmb) ID / IDmax % Normalised Current Derating Fig.4. Transient thermal impedance. Zth j-mb = f(t); parameter D = tp/T ID / A 10 8 BUK5y6-60A 7 6 VGS / V = 100 5 4.5 4 120 100 80 60 40 20 0 150 50 3.5 3 2.5 0 0 2 4 6 VDS / V 8 10 12 0 20 40 60 80 100 Tmb / C 120 140 160 180 Fig.2. Normalised continuous drain current. ID% = 100⋅ID/ID 25 ˚C = f(Tmb); conditions: VGS ≥ 10 V ID / A BUK556-60A Fig.5. Typical output characteristics, Tj = 25 ˚C. ID = f(VDS); parameter VGS RDS(ON) / Ohm 3 3.5 4 4.5 5 1000 0.1 BUK5y6-60A 100 S RD (O N) = VD S/ ID 0.08 6 tp = 10 us 100 us 1 ms 0.06 0.04 7 10 DC 10 ms 100 ms 0.02 VGS / V = 10 1 1 10 VDS / V 100 0 0 20 40 60 80 ID / A 100 120 140 Fig.3. Safe operating area. Tmb = 25 ˚C ID & IDM = f(VDS); IDM single pulse; parameter tp Fig.6. Typical on-state resistance, Tj = 25 ˚C. RDS(ON) = f(ID); parameter VGS February 1996 3 Rev 1.000 Philips Semiconductors Product specification PowerMOS transistor Logic level FET BUK566-60A 150 ID / A BUK5y6-60A VGS(TO) / V max. 2 Tj / C = 25 100 150 typ. 1 min. 50 0 0 2 4 VGS / V 6 8 10 0 -60 -20 20 60 Tj / C 100 140 180 Fig.7. Typical transfer characteristics. ID = f(VGS) ; conditions: VDS = 25 V; parameter Tj gfs / S BUK5y6-60A Fig.10. Gate threshold voltage. VGS(TO) = f(Tj); conditions: ID = 1 mA; VDS = VGS ID / A SUB-THRESHOLD CONDUCTION 40 35 1E-01 1E-02 30 25 20 15 10 5 0 0 20 40 ID / A 60 80 100 1E-06 0 0.4 0.8 1.2 VGS / V 1.6 2 2.4 1E-04 1E-03 2% typ 98 % 1E-05 Fig.8. Typical transconductance, Tj = 25 ˚C. gfs = f(ID); conditions: VDS = 15 V a Fig.11. Sub-threshold drain current. ID = f(VGS); conditions: Tj = 25 ˚C; VDS = VGS C / pF BUK5y6-60A 2.0 Normalised RDS(ON) = f(Tj) 10000 1.5 Ciss 1000 Coss 1.0 Crss 100 0.5 0 -60 -20 20 60 Tj / C 100 140 180 10 0 20 VDS / V 40 Fig.9. Normalised drain-source on-state resistance. a = RDS(ON)/RDS(ON)25 ˚C = f(Tj); ID = 25 A; VGS = 5 V Fig.12. Typical capacitances, Ciss, Coss, Crss. C = f(VDS); conditions: VGS = 0 V; f = 1 MHz February 1996 4 Rev 1.000 Philips Semiconductors Product specification PowerMOS transistor Logic level FET BUK566-60A 10 9 8 7 6 5 4 3 2 1 0 VGS / V VDS / V =12 BUK5y6-60A 120 110 100 90 80 70 60 50 40 30 20 10 0 WDSS% 48 0 20 40 QG / nC 60 80 20 40 60 80 100 120 Tmb / C 140 160 180 Fig.13. Typical turn-on gate-charge characteristics. VGS = f(QG); conditions: ID = 50 A; parameter VDS IF / A BUK5y6-60A Fig.15. Normalised avalanche energy rating. WDSS% = f(Tmb); conditions: ID = 25 A 200 150 + L VDS VDD 150 Tj / C = 25 100 VGS 0 T.U.T. -ID/100 50 RGS 0 0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 VSDS / V 2 R 01 shunt Fig.14. Typical reverse diode current. IF = f(VSDS); conditions: VGS = 0 V; parameter Tj Fig.16. Avalanche energy test circuit. 2 WDSS = 0.5 ⋅ LID ⋅ BVDSS /(BVDSS − VDD ) February 1996 5 Rev 1.000 Philips Semiconductors Product specification PowerMOS transistor Logic level FET MECHANICAL DATA Dimensions in mm Net Mass: 1.4 g 10.3 max 4.5 max 1.4 max BUK566-60A 11 max 15.4 2.5 0.85 max (x2) 2.54 (x2) 0.5 Fig.17. SOT404 : centre pin connected to mounting base. MOUNTING INSTRUCTIONS Dimensions in mm 11.5 9.0 17.5 2.0 3.8 5.08 Fig.18. SOT404 : soldering pattern for surface mounting. Notes 1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide. 2. Epoxy meets UL94 V0 at 1/8". February 1996 6 Rev 1.000 Philips Semiconductors Product specification PowerMOS transistor Logic level FET DEFINITIONS Data sheet status Objective specification Product specification Limiting values BUK566-60A This data sheet contains target or goal specifications for product development. This data sheet contains final product specifications. Preliminary specification This data sheet contains preliminary data; supplementary data may be published later. Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Where application information is given, it is advisory and does not form part of the specification. © Philips Electronics N.V. 1996 All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights. LIFE SUPPORT APPLICATIONS These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale. February 1996 7 Rev 1.000