LV5544DEV-125.0M-T500

LV55D Series 3.3 V LVDS Clock Oscillators September 2007 • Pletronics’ LV55D Series is a quartz crystal controlled precision square wave generator with an LVDS output. • The package is designed for high density surface mount designs. • Low cost mass produced oscillator. • Tape and Reel or cut tape packaging is available. • 3.2 x 5 mm LCC Ceramic Package • Enable/Disable Function on pad 1 • Disable function includes low standby power mode • Low Jitter Pletronics Inc. certifies this device is in accordance with the RoHS 6/6 (2002/95/EC) and WEEE (2002/96/EC) directives. Pletronics Inc. guarantees the device does not contain the following: Cadmium, Hexavalent Chromium, Lead, Mercury, PBB’s, PBDE’s Weight of the Device: 0.09 grams Moisture Sensitivity Level: 1 As defined in J-STD-020C Second Level Interconnect code: e4 Absolute Maximum Ratings: Parameter VCC Supply Voltage Vi Vo Input Voltage Output Voltage Unit -0.5V to +5.0V -0.5V to VCC + 0.5V -0.5V to VCC + 0.5V Thermal Characteristics The maximum die or junction temperature is 155oC The thermal resistance junction to board is 45 to 65oC/Watt depending on the solder pads, ground plane and construction of the PCB. Product information is current as of publication date. The product conforms to specifications per the terms of the Pletronics standard warranty. Production processsing does not necessarily include testing of all parameters. Copyright © 2007, Pletronics Inc. LV55D Series 3.3 V LVDS Clock Oscillators September 2007 Part Number: LV55 45 D E V -125.0M -XX Packaging code or blank T250 = 250 per Tape and Reel T500 = 500 per Tape and Reel T1K = 1000 per Tape and Reel Frequency in MHz Supply Voltage VCC V = 3.3V _ 10% + Optional Enhanced OTR Blank = Temp. range -10 to +70oC E = Temp. range -40 to +85oC Series Model Frequency Stability 45 = + 50 ppm _ 44 = + 25 ppm _ 20 = + 20 ppm _ Series Model Marking Legend: P = Pletronics FFF.F = Frequency in MHz L = LVDS YMD = Date of Manufacture (year and week, or year-month-day) All other marking is internal factory codes Specifications such as frequency stability, supply voltage and operating temperature range, etc. are not identified from the marking. External packaging labels and packing list will correctly identify the ordered Pletronics part number. Codes for Date Code YMD Code Year Code Month Code Day Code Day Code Day 1 1 D 13 T 25 6 2006 A JAN 2 2 E 14 U 26 7 2007 B FEB 8 2008 C MAR 3 3 F 15 V 27 9 2009 D APR 4 4 G 16 W 28 E MAY 5 5 H 17 X 29 0 2010 F JUN 6 6 J 18 Y 30 1 2011 G JUL 7 7 K 19 Z 31 H AUG 8 8 L 20 2 2012 J SEP 9 9 M 21 K OCT A 10 N 22 L NOV B 11 P 23 M DEC C 12 R 24 Part Marking: PFFF.FL C YMDXX www.pletronics.com 425-776-1880 2 LV55D Series 3.3 V LVDS Clock Oscillators September 2007 Electrical Specification for 3.30V _10% over the specified temperature range and + the frequency range of 80 to 250 MHz Item Frequency Accuracy “45" “44" “20" Output Waveform Output High Level Output Low Level Differential Output (VOD) Output Offset Voltage (VOS) -0.90 250 1.125 1.125 Differential Output Error (dVOS) Output Symmetry Output TRISE and TFALL -45 300 400 Jitter Vcc Supply Current Enable/Disable Internal Pull-up V disable V enable Output leakage VOUT = VCC VOUT = 0V Enable Disable time Start up time 50 2.0 -10 -10 Operating Temperature Range -10 -40 Storage Temperature Range Standby Current ICC -55 Min -50 -25 -20 Max +50 +25 +20 LVDS 1.60 -450 1.375 1.500 50 55 700 900 0.6 2.8 66 45 0.8 +10 +10 10 10 5 3 +70 +85 +125 3 1.5 mA mA Kohm Volts Volts uA uA nS nS mS mS o o o Unit ppm Condition For all supply voltages, load changes, aging for 1 year, shock, vibration and temperatures Volts Volts mVolts Volts Volts mVolts % pS pS pS RMS > 80 MHz < 80 MHz Referenced to 50% of amplitude or crossing point > 80 MHz < 80 MHz Vth is 20% and 80% of waveform See load circuit R1 = 50 ohms Measured from 12KHz to 20MHz from Fnominal Measured from 10Hz to 1MHz from Fnominal > 80 MHz < 80 MHz Includes current of properly terminated device To Vcc (equivalent resistance) Referenced to Ground Referenced to Ground Pad 1 low, device disabled Time for output to reach a logic state Time for output to reach a high Z state > 80 MHz < 80 MHz Measured from the time Vcc = 3.0V C C C Standard Temperature Range Extended Temperature Range “E” Option uA mA > 80 MHz < 80 MHz Pad 1 low, device disabled Specifications with Pad 1 E/D open circuit www.pletronics.com 425-776-1880 3 LV55D Series 3.3 V LVDS Clock Oscillators September 2007 Typical Phase-Noise Response 0 -20 -40 dBc/Hz -60 -80 -100 -120 -140 -160 10 1,000 100,000 10,000,000 Frequency (Hz) Load Circuit Test Waveform Symmetry Vhigh 80% 50% 20% Vlow Trise Tfall Out Out* Showing Out Measurement only www.pletronics.com 425-776-1880 4 LV55D Series 3.3 V LVDS Clock Oscillators September 2007 Reliability: Environmental Compliance Parameter Mechanical Shock Vibration Solderability Thermal Shock Condition MIL-STD-883 Method 2002, Condition B MIL-STD-883 Method 2007, Condition A MIL-STD-883 Method 2003 MIL-STD-883 Method 1011, Condition A ESD Rating Model Human Body Model Charged Device Model Minimum Voltage 1500 1000 Conditions MIL-STD-883 Method 3115 JESD 22-C101 Package Labeling Label is 1" x 2.6" (25.4mm x 66.7mm) Font is Courier New Bar code is 39-Full ASCII Label is 1" x 2.6" (25.4mm x 66.7mm) Font is Arial www.pletronics.com 425-776-1880 5 LV55D Series 3.3 V LVDS Clock Oscillators September 2007 Mechanical: Inches A B C D1 E1 0.197 +0.006 _ 0.125 +0.006 _ 0.053 max 0.050 0.050 0.004 0.039 0.025 0.020 0.004R 0.008R mm 5.00 +0.15 _ 3.20 +0.15 _ 1.35 max 1.27 1.27 0.10 1.00 0.63 0.50 0.10R 0.20R 1 1 2 6 5 3 4 F1 G1 H1 I 1 Contacts: Gold 11.8 µinches 0.3 µm minimum over Nickel 50 to 350 µinches 1.27 to 8.89 µm 1 Typical dimensions J1 K1 Not to Scale Pad 1 Function Output Enable/Disable No connect Ground (GND) Output Output* Supply Voltage (VCC) Note When this pad is not connected the oscillator shall operate. When this pad is