PO100HSTL23ASR

PO100HSTL23A Dual Differential LVDS/LVPECL/HSTL to LVTTL Translator 12/19/07 FEATURES: • Patented Technology • Differential LVDS/LVPECL/HSTL to LVTTL Translator • Operating frequency up to 1GHz with 2pf load • Operating frequency up to 800MHz with 5pf load • Operating frequency up to 450MHz with 15pf load • Very low output pin to pin skew < 150ps • Propagation delay < 1.8ns max with 15pf load • 2.4V to 3.6V power supply • Industrial temperature range: –40°C to 85°C • Available in 8-pin SOIC package • Available in 8-pin TSSOP package DESCRIPTION: Potato Semiconductor’s PO100HSTL23A is designed for world top performance using submicron CMOS technology to achieve 1GHz LVTTL output frequency with less than 1.8ns propagation delay. The PO100HSTL23A is a low-skew, The small outline 8 pin package and the low skew design to make it ideal for applica- tions which require the translation of a clock or a data signal. Pin Configuration Logic Block Diagram D0 D0 D0 D1 D1 1 2 3 4 8 7 6 5 VCC D0 Q0 Q1 D1 GND D1 LVDS LVPEC HSTL LVTTL Q1 Q0 Pin Description Pin Q0, Q1 D0, D1 D0, D1 VCC GND Function LVTTL Outputs Differential LVDS/LVPECL/HSTL Inputs Positive Supply Ground 1 C opyright © Potato Semiconductor Corporation PO100HSTL23A Dual Differential LVDS/LVPECL/HSTL to LVTTL Translator 02/13/07 Maximum Ratings Description Storage Temperature Operation Temperature Operation Voltage Input Voltage Output Voltage Max -65 to 150 -40 to 85 -0.5 to +4.6 -0.5 to Vcc -0.5 to Vcc+0.5 Unit °C °C V V V Note: stresses greater than listed under Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability specification is not implied. Pin Characteristics Symbol CIN RPULLUP RPULLDOWN Parameter Input Capacitance Input Pullup Resistor Input Pulldown Resistor Test Conditions Minimum Typical 4 88 88 Maximum Units pF KΩ KΩ DC Electrical Characteristics Symbol Description Output High voltage Output Low voltage Input High voltage Input Low voltage Input High current Input Low current Clamp diode voltage Test Conditions Vcc=3V Vin=VIH or VIL, IOH= -12mA Vcc=3V Vin=VIH or VIL, IOH=12mA Guaranteed Logic HIGH Level (Input Pin) Guaranteed Logic LOW Level (Input Pin) Vcc = 3.6V and Vin = Vcc Vcc = 3.6V and Vin = 0V Vcc = Min. And IIN = -18mA Min Typ M ax Unit VOH VOL VIH VIL IIH IIL VIK Notes: 1. 2. 3. 4. 5. 2.4 2 -0.5 - 3 0.3 -0.7 0.5 Vcc 0.8 1 -1 -1.2 V V V V uA uA V For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type. Typical values are at Vcc = 3.3V, 25 ° C ambient. This parameter is guaranteed but not tested. Not more than one output should be shorted at one time. Duration of the test should not exceed one second. VoH = Vcc – 0.6V at rated current 2 C opyright © Potato Semiconductor Corporation PO100HSTL23A Dual Differential LVDS/LVPECL/HSTL to LVTTL Translator 02/13/07 Power Supply Characteristics Symbol Description Quiescent Power Supply Current Test Conditions (1) Vcc=Max, Vin=Vcc or GND M in Typ M ax Unit IccQ Notes: 1. 2. 3. 4. - 0.1 30 uA For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type. Typical values are at Vcc = 3.3V, 25° C ambient. This parameter is guaranteed but not tested. Not more than one output should be shorted at one time. Duration of the test should not exceed one second. Switching Characteristics Symbol Description Propagation Delay D to Output pair Test Conditions (1) CL = 15pF 0.8V – 2.0V CL = 15pF, 125MHz CL = 15pF, 125MHz CL =15pF CL = 5pF CL = 2pF M ax Unit tPD tr/tf tsk(o) tsk(pp) fmax fmax fmax Notes: 1.8 0.8 150 300 450 250 800 300 1000 400 ns ns ps ps MHz MHz MHz Rise/Fall Time Output Pin to Pin Skew (Same Package) Output Skew (Different Package) Input Frequency Input Frequency Input Frequency 1. See test circuits and waveforms. 2. tpLH, tpHL, tsk(p), and tsk(o) are production tested. All other parameters guaranteed but not production tested. 3. Airflow of 1m/s is recommended for frequencies above 133MHz Test Circuit Vcc 50Ω Pulse Generator V+ VV+ V- D.U.T 50Ω 15pF to 2pF 3 C opyright © Potato Semiconductor Corporation PO100HSTL23A Dual Differential LVDS/LVPECL/HSTL to LVTTL Translator 02/13/07 Test Waveforms FIGURE 1. LVDS/ PECL/ ECL/ HSTL /DIFFERENTIAL INPUT WAVEFORM DEFINITIONS VCC VCC= 3.3V VIH VPP VIL VEE=0.0V VEE VPP RANGE 0V-VCC FIGURE 2. LVTTL OUTPUT tr,tf, VO FIGURE 3. Propogation Delay, Output pulse skew, and output-to-output skew for D to output INPUT CLOCK TPLH TPD VPP TPHL VO OUTPUT CLOCK tSK(O) ANOTHER OUTPUT CLOCK 4 Copyright © Potato Semiconductor Corporation PO100HSTL23A Dual Differential LVDS/LVPECL/HSTL to LVTTL Translator 02/13/07 Packaging Mechanical Drawing: 8 pin SOIC 8 .0099 .0196 0.25 x 45˚ 0.50 0-8˚ .149 .157 3.78 3.99 .016 .050 0.40 1.27 .2284 .2440 5.80 6.20 1 .189 .196 .016 .026 0.406 0.660 REF .050 BSC 1.27 .013 0.330 .020 0.508 .0040 0.10 .0098 0.25 X.XX DENOTES DIMENSIONS X.XX IN MILLIMETERS 4.80 5.00 .053 .068 1.35 1.75 SEATING PLANE .0075 .0098 0.19 0.25 Packaging Mechanical Drawing: 8 pin TSSOP 8 SEATING PLANE X.XX DENOTES DIMENSIONS X.XX IN MILLIMETERS 5 C opyright © Potato Semiconductor Corporation PO100HSTL23A Dual Differential LVDS/LVPECL/HSTL to LVTTL Translator 02/13/07 Ordering Information Ordering Code PO100HSTL23ASU PO100HSTL23ASR PO100HSTL23ATU PO100HSTL23ATR 8 pin SOIC 8 pin SOIC 8 pin TSSOP 8 pin TSSOP Package Tube Tape and reel Tube Tape and reel Pb-free & Green Pb-free & Green Pb-free & Green Pb-free & Green Top-Marking PO100HSTL23AS PO100HSTL23AS PO100HSTL23AT PO100HSTL23AT TA -40°C to 85°C -40°C to 85°C -40°C to 85°C -40°C to 85°C 6 Copyright © Potato Semiconductor Corporation