0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
ASM5I23S05AG-1-08-ST

ASM5I23S05AG-1-08-ST

  • 厂商:

    PULSECORE(普思)

  • 封装:

  • 描述:

    ASM5I23S05AG-1-08-ST - 3.3V ‘SpreadTrak’ Zero Delay Buffer - PulseCore Semiconductor

  • 数据手册
  • 价格&库存
ASM5I23S05AG-1-08-ST 数据手册
November 2006 rev 1.5 3.3V ‘SpreadTrak’ Zero Delay Buffer General Features • • • 15MHz to 133MHz operating range, compatible with CPU and PCI bus frequencies. Zero input - output propagation delay. Multiple low-skew outputs. • • • • • • • Output-output skew less than 250pS. Device-device skew less than 700pS. out five low-skew clocks. ASM5P23S05A ASM5P23S09A The -1H version of the ASM5P23SXXA operates at up to 133MHz frequency, and has higher drive than the -1 device. All parts have on-chip PLLs that lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad. The ASM5P23S09A has two banks of four outputs each, which can be controlled by the Select inputs as shown in the Select Input Decoding Table. If all the output clocks are not required, Bank B can be three-stated. The select input also allows the input clock to be directly applied to the outputs for chip and system testing purposes. Multiple ASM5P23S09A and ASM5P23S05A devices can accept the same input clock and distribute it. In this case the skew between the outputs of the two devices is guaranteed to be less than 700pS. All outputs have less than 200 pS of cycle-to-cycle jitter. The input and output propagation delay is guaranteed to be less than 350 pS, and the output to output skew is guaranteed to be less than 250 pS. The ASM5P23S09A and the ASM5P23S05A are available in two different configurations, as shown in the ordering information table. The ASM5P23SXXA-1 is the base part. The ASM5P23SXXA-1H is the high drive version of the -1 part and its rise and fall times are much faster than -1 part. One input drives 9 outputs, grouped as 4+4+1 (ASM5P23S09A). One input drives 5 outputs (ASM5P23S05A). Less than 200pS cycle-to-cycle jitter is compatible with Pentium® based systems. Test Mode to bypass PLL (ASM5P23S09A only, refer Select Input Decoding Table). Available in 16-pin, 150-mil SOIC and 4.4 mm TSSOP packages for ASM5P23S09A and in 8-pin, 150-mil SOIC and 4.4 mm TSSOP packages for ASM5P23S05A. • • • 3.3V operation Advanced 0.35µ CMOS technology. ‘SpreadTrak’. Functional Description ASM5P23S09A is a versatile, 3.3V zero-delay buffer designed to distribute high-speed clocks with Spread Spectrum capability. It is available in a 16-pin package. The ASM5P23S05A is the eight-pin version of the ASM5P23S09A. It accepts one reference input and drives Block Diagram PLL REF PLL CLKOUT CLK1 CLK2 CLK3 CLK4 S1 S2 Select Input Decoding REF MUX CLKOUT CLKA1 CLKA2 CLKA3 CLKA4 CLKB1 CLKB2 CLKB3 CLKB4 ASM5P23S05A ASM5P23S09A PulseCore Semiconductor Corporation 1715 S. Bascom Ave Suite 200, Campbell, CA 95008 • Tel: 408-879-9077 • Fax: 408-879-9018 www.pulsecoresemi.com Notice: The information in this document is subject to change without notice. November 2006 rev 1.5 Select Input Decoding for ASM5P23S09A S2 0 0 1 1 ASM5P23S05A ASM5P23S09A S1 0 1 0 1 Clock A1 - A4 Three-state Driven Driven Driven Clock B1 - B4 Three-state Three-state Driven Driven CLKOUT 1 Driven Driven Driven Driven Output Source PLL PLL Reference PLL PLL Shut-Down N N Y N Note: 1. This output is driven and has an internal feedback for the PLL. The load on this output can be adjusted to change the skew between the reference and the output. Zero Delay and Skew Control All outputs should be uniformly loaded to achieve Zero Delay between input and output. Since the CLKOUT pin is the internal feedback to the PLL, its relative loading can adjust the input-output delay. For applications requiring zero input-output delay, all outputs, including CLKOUT, must be equally loaded. Even if CLKOUT is not used, it must have a capacitive load equal to that on other outputs, for obtaining zero-input-output delay. SpreadTrak Many systems being designed now utilize a technology called Spread Spectrum Frequency Timing Generation. ASM5P23S09A and ASM5P23S05A are designed so as not to filter off the Spread Spectrum feature of the Reference input, assuming it exists. When a zero delay buffer is not designed to pass the Spread Spectrum feature through, the result is a significant amount of tracking skew which may cause problems in the systems requiring synchronization. 3.3V ‘SpreadTrak’ Zero Delay Buffer Notice: The information in this document is subject to change without notice. 2 of 18 November 2006 rev 1.5 Pin Configuration ASM5P23S05A ASM5P23S09A REF CLK2 1 2 8 7 6 5 CLKOUT CLK4 VDD CLK3 ASM5P23S05A CLK1 3 GND 4 REF CLKA1 CLKA2 VDD GND CLKB1 CLKB2 S2 1 2 3 4 5 6 7 8 16 15 14 CLKOUT CLKA4 CLKA3 VDD GND CLKB4 CLKB3 S1 ASM5P23S09A 13 12 11 10 9 3.3V ‘SpreadTrak’ Zero Delay Buffer Notice: The information in this document is subject to change without notice. 3 of 18 November 2006 rev 1.5 Pin Description for ASM5P23S05A Pin # 1 2 3 4 5 6 7 8 Pin Name REF 2 3 3 ASM5P23S05A ASM5P23S09A Description Input reference frequency, 5V-tolerant input Buffered clock output Buffered clock output Ground Buffered clock output 3.3V supply Buffered clock output CLK2 CLK1 CLK3 VDD CLK4 GND 3 3 3 CLKOUT Buffered clock output, internal feedback on this pin Pin Description for ASM5P23S09A Pin # 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Pin Name REF 2 3 3 Description Input reference frequency, 5V tolerant input Buffered clock output, bank A Buffered clock output, bank A 3.3V supply Ground Buffered clock output, bank B Buffered clock output, bank B Select input, bit 2 Select input, bit 1 CLKA1 CLKA2 VDD GND CLKB13 CLKB2 S2 S1 4 4 3 3 3 CLKB3 CLKB4 GND VDD CLKA3 CLKA4 Buffered clock output, bank B Buffered clock output, bank B Ground 3.3V supply 3 3 3 Buffered clock output, bank A Buffered clock output, bank A Buffered output, internal feedback on this pin CLKOUT Notes: 2. Weak pull-down. 3. Weak pull-down on all outputs. 4. Weak pull-up on these inputs. 3.3V ‘SpreadTrak’ Zero Delay Buffer Notice: The information in this document is subject to change without notice. 4 of 18 November 2006 rev 1.5 Absolute Maximum Ratings Parameter Supply Voltage to Ground Potential DC Input Voltage (Except REF) DC Input Voltage (REF) Storage Temperature Max. Soldering Temperature (10 sec) Junction Temperature Static Discharge Voltage (As per JEDEC STD22- A114-B) Min -0.5 -0.5 -0.5 -65 Max +7.0 VDD + 0.5 7 +150 260 150 2 ASM5P23S05A ASM5P23S09A Unit V V V °C °C °C KV Note: These are stress ratings only and functional usage is not implied. Exposure to absolute maximum ratings for prolonged periods can affect device reliability. Operating Conditions for ASM5P23S05A and ASM5P23S09A - Commercial Temperature Devices Parameter VDD TA CL CL CIN Supply Voltage Operating Temperature (Ambient Temperature) Load Capacitance, below 100MHz Load Capacitance, from 100MHz to 133MHz Input Capacitance Description Min 3.0 0 Max 3.6 70 30 10 7 Unit V °C pF pF pF Electrical Characteristics for ASM5P23S05A and ASM5P23S09A - Commercial Temperature Devices Parameter VIL VIH IIL IIH VOL VOH IDD ZO Description Input LOW Voltage Input LOW Current Input HIGH Current Output LOW Voltage6 Output HIGH Voltage6 Supply Current Output Impedance 5 5 Test Conditions Min 2.0 Typ 23 Max 0.8 50.0 100.0 0.4 34 - Unit V V µA µA V V mA Ω Input HIGH Voltage VIN = 0V VIN = VDD IOL = 8mA (-1) IOH = 12mA (-1H) IOL = -8mA (-1) IOH = -12mA (-1H) Unloaded outputs at 66.67 MHz, SEL inputs at VDD 2.4 - Notes: 5. REF input has a threshold voltage of VDD/2 6. Parameter is guaranteed by design and characterization. Not 100% tested in production 3.3V ‘SpreadTrak’ Zero Delay Buffer Notice: The information in this document is subject to change without notice. 5 of 18 November 2006 rev 1.5 ASM5P23S05A ASM5P23S09A Switching Characteristics for ASM5P23S05A-1 and ASM5P23S09A-1 - Commercial Temperature Devices7 Parameter 1/t1 Description Output Frequency Duty Cycle 8 = (t2 / t1) * 100 t3 t4 t5 t6 t7 tJ tLOCK Notes: 7. All parameters specified with loaded outputs. 8. Parameter is guaranteed by design and characterization. Not 100% tested in production Test Conditions 30-pF load 10-pF load Measured at 1.4V, FOUT = 66.67 MHz Measured between 0.8V and 2.0V Measured between 2.0V and 0.8V 8 Min 15 15 40.0 - Typ 50.0 0 0 - Max 100 133 60.0 2.50 2.50 250 ±350 700 200 1.0 Unit MHz % nS nS pS pS pS pS mS Output Rise Time Output Fall Time 8 8 Output-to-output skew CLKOUT Rising Edge All outputs equally loaded Measured at VDD /2 Measured at VDD/2 on the CLKOUT pins of the device Measured at 66.67 MHz, loaded outputs Stable power supply, valid clock presented on REF pin Delay, REF Rising Edge to 8 Device-to-Device Skew 8 Cycle-to-cycle jitter 8 PLL Lock Time 8 Operating Conditions for ASM5I23S05A and ASM5I23S09A Industrial Temperature Devices Parameter VDD TA CL CL CIN Supply Voltage Description Min 3.0 -40 - Max 3.6 85 30 15 7 Unit V °C pF pF pF Operating Temperature (Ambient Temperature) Load Capacitance, below 100MHz Load Capacitance, from 100MHz to 133MHz Input Capacitance 3.3V ‘SpreadTrak’ Zero Delay Buffer Notice: The information in this document is subject to change without notice. 6 of 18 November 2006 rev 1.5 ASM5P23S05A ASM5P23S09A Electrical Characteristics for ASM5I23S05A and ASM5I23S09A Industrial Temperature Devices Parameter VIL VIH IIL IIH Description Input LOW Voltage Input HIGH Voltage Input LOW Current Input HIGH Current VIN = 0V VIN = VDD Test Conditions Min 2.0 - Typ - Max 0.8 50.0 100.0 Unit V V µA µA VOL Output LOW Voltage IOL = 8mA (-1, -2) IOH = 12mA (-1H, -5H) IOL = -8mA (-1) IOH = -12mA (-1H) Unloaded outputs 100MHz REF, Select inputs at VDD or GND - - 0.4 V VOH Output HIGH Voltage 2.4 - - V - - 50 mA 34 19 - IDD Supply Current Unloaded outputs, 66.67MHz REF (-1) Unloaded outputs, 33MHz REF (-1) 23 ZO Output Impedance Ω 3.3V ‘SpreadTrak’ Zero Delay Buffer Notice: The information in this document is subject to change without notice. 7 of 18 November 2006 rev 1.5 ASM5P23S05A ASM5P23S09A Switching Characteristics for ASM5I23S05A-1H and ASM5I23S09A-1H - Industrial Temperature Devices7 Parameter 1/t1 Description Output Frequency Duty Cycle 9 = (t2 / t1) * 100 Duty Cycle = (t2 / t1) * 100 t3 t4 t5 t6 t7 t8 tJ tLOCK Output Rise Time 9 Output Fall Time 9 Output-to-output skew CLKOUT Rising Edge 9 9 Test Conditions 30 pF load 10 pF load Measured at 1.4 V, FOUT = 66.67 MHz Measured at 1.4 V, FOUT < 50.0 MHz Measured between 0.8V and 2.0V Measured between 2.0V and 0.8V All outputs equally loaded Measured at VDD /2 Measured at VDD/2 on the CLKOUT pins of the device Measured between 0.8V and 2.0V using Test Circuit #2 Measured at 66.67 MHz, loaded outputs Stable power supply, valid clock pre sented on REF pin Min 15 15 40.0 45.0 1 - Typ 50.0 50.0 0 0 Max 100 133 60.0 55.0 1.50 1.50 250 ± 350 700 Unit MHz % nS nS pS pS pS V/nS pS mS Delay, REF Rising Edge to 9 Device-to-Device Skew 9 Output Slew Rate 9 Cycle-to-cycle jitter 9 PLL Lock Time 9 - 200 1.0 Note: 9. Parameter is guaranteed by design and characterization. Not 100% tested in production 3.3V ‘SpreadTrak’ Zero Delay Buffer Notice: The information in this document is subject to change without notice. 8 of 18 November 2006 rev 1.5 Switching Waveforms Duty Cycle Timing t2 1.4 V 1.4 V t1 ASM5P23S05A ASM5P23S09A 1.4 V All Outputs Rise/Fall Time 2.0 V 0.8 V t3 t4 2.0 V 0.8 V 3.3 V 0V OUTPUT Output - Output Skew 1.4 V O UTPUT 1.4 V O UTPUT t5 Input - Output Propagation Delay VDD /2 INPUT OUTPUT VDD /2 t6 Device - Device Skew CLKOUT, Device 1 VDD /2 VDD /2 CLKOUT, Device 2 t7 3.3V ‘SpreadTrak’ Zero Delay Buffer Notice: The information in this document is subject to change without notice. 9 of 18 November 2006 rev 1.5 Test Circuits ASM5P23S05A ASM5P23S09A +3.3V TEST CIRCUIT #1 VDD +3.3V 0.1uF CLKOUT OUTPUT VDD CLOAD 0.1uF GND GND +3.3V TEST CIRCUIT # 2 VDD 1K Ω CLKOUT OUTPUT VDD 0.1uF GND GND 1K Ω CLOAD 10pF +3.3V 0.1uF For parameter t8 (output skew rate) on -1H devices 3.3V ‘SpreadTrak’ Zero Delay Buffer Notice: The information in this document is subject to change without notice. 10 of 18 November 2006 rev 1.5 Package Information 8-lead (150-mil) SOIC Package ASM5P23S05A ASM5P23S09A E H D A2 A θ e B A 1 C L D Dimensions Symbol Min A1 A A2 B C D E e H L θ Inches Max 0.010 0.069 0.059 0.020 0.010 0.004 0.053 0.049 0.012 0.007 Millimeters Min 0.10 1.35 1.25 0.31 0.18 4.90 BSC 3.91 BSC 1.27 BSC 6.00 BSC 0.41 0° 1.27 8° Max 0.25 1.75 1.50 0.51 0.25 0.193 BSC 0.154 BSC 0.050 BSC 0.236 BSC 0.016 0° 0.050 8° 3.3V ‘SpreadTrak’ Zero Delay Buffer Notice: The information in this document is subject to change without notice. 11 of 18 November 2006 rev 1.5 8-lead TSSOP(4.40-MM Body) ASM5P23S05A ASM5P23S09A H E D A2 A θ e B A1 L C Dimensions Symbol Min A A1 A2 B c D E e H L θ 0.020 0° 0.002 0.033 0.008 0.004 0.114 0.169 0.026 BSC 0.252 BSC 0.028 8° 0.50 0° Inches Max 0.043 0.006 0.037 0.012 0.008 0.122 0.177 0.05 0.85 0.19 0.09 2.90 4.30 Millimeters Min Max 1.10 0.15 0.95 0.30 0.20 3.10 4.50 0.65 BSC 6.40 BSC 0.70 8° 3.3V ‘SpreadTrak’ Zero Delay Buffer Notice: The information in this document is subject to change without notice. 12 of 18 November 2006 rev 1.5 ASM5P23S05A ASM5P23S09A 16-lead (150 Mil) Molded SOIC Package 8 1 PIN 1 ID E H 9 D 16 Seating Plane A e B h A2 D 0.004 θ L C A1 Dimensions Symbol Min A A1 A2 B C D E e H h L θ 0.228 0.010 0.016 0° 0.053 0.004 0.049 0.013 0.008 0.386 0.150 0.050 BSC 0.244 0.016 0.035 8° 5.80 0.25 0.40 0° Inches Max 0.069 0.010 0.059 0.022 0.012 0.394 0.157 Millimeters Min 1.35 0.10 1.25 0.33 0.19 9.80 3.80 1.27 BSC 6.20 0.41 0.89 8° Max 1.75 0.25 1.50 0.53 0.27 10.01 4.00 3.3V ‘SpreadTrak’ Zero Delay Buffer Notice: The information in this document is subject to change without notice. 13 of 18 November 2006 rev 1.5 16-lead TSSOP (4.40-MM Body) ASM5P23S05A ASM5P23S09A 8 1 PIN 1 ID E H 9 16 A Seating Plane θ L C e D A2 B A1 D Dimensions Symbol Min A A1 A2 B C D E e H L θ 0.020 0° 0.002 0.031 0.007 0.004 0.193 0.169 0.026 BSC 0.252 BSC 0.030 8° 0.50 0° Inches Max 0.043 0.006 0.041 0.012 0.008 0.201 0.177 0.05 0.80 0.19 0.09 4.90 4.30 Millimeters Min Max 1.20 0.15 1.05 0.30 0.20 5.10 4.50 0.65 BSC 6.40 BSC 0.75 8° 3.3V ‘SpreadTrak’ Zero Delay Buffer Notice: The information in this document is subject to change without notice. 14 of 18 November 2006 rev 1.5 Ordering Codes Ordering Code ASM5P23S09AF-1-16-ST ASM5I23S09AF-1-16-ST ASM5P23S09AF-1-16-SR ASM5I23S09AF-1-16-SR ASM5P23S09AF-1-16-TT ASM5I23S09AF-1-16-TT ASM5P23S09AF-1-16-TR ASM5I23S09AF-1-16-TR ASM5P23S05A ASM5P23S09A Marking 5P23S09AF-1 5I23S09AF-1 5P23S09AF-1 5I23S09AF-1 5P23S09AF-1 5I23S09AF-1 5P23S09AF-1 5I23S09AF-1 Package Type 16-pin 150-mil SOIC-TUBE, Pb free 16-pin 150-mil SOIC-TUBE, Pb free 16-pin 150-mil SOIC-TAPE & REEL, Pb free 16-pin 150-mil SOIC-TAPE & REEL, Pb free 16-pin 4.4-mm TSSOP-TUBE, Pb free 16-pin 4.4-mm TSSOP-TUBE, Pb free 16-pin 4.4-mm TSSOP-TAPE & REEL, Pb free 16-pin 4.4-mm TSSOP-TAPE & REEL, Pb free 16-pin 150-mil SOIC-TUBE, Pb free 16-pin 150-mil SOIC-TUBE, Pb free 16-pin 150-mil SOIC-TAPE & REEL, Pb free 16-pin 150-mil SOIC-TAPE & REEL, Pb free 16-pin 4.4-mm TSSOP-TUBE, Pb free 16-pin 4.4-mm TSSOP-TUBE, Pb free 16-pin 4.4-mm TSSOP-TAPE & REEL, Pb free 16-pin 4.4-mm TSSOP-TAPE & REEL, Pb free 8-pin 150-mil SOIC-TUBE, Pb free 8-pin 150-mil SOIC-TUBE, Pb free 8-pin 150-mil SOIC-TAPE & REEL, Pb free 8-pin 150-mil SOIC-TAPE & REEL, Pb free 8-pin 4.4-mm TSSOP-TUBE, Pb free 8-pin 4.4-mm TSSOP-TUBE, Pb free 8-pin 4.4-mm TSSOP-TAPE & REEL, Pb free 8-pin 4.4-mm TSSOP-TAPE & REEL, Pb free 8-pin 150-mil SOIC-TUBE, Pb free 8-pin 150-mil SOIC-TUBE, Pb free 8-pin 150-mil SOIC-TAPE & REEL, Pb free 8-pin 150-mil SOIC-TAPE & REEL, Pb free 8-pin 4.4-mm TSSOP-TUBE, Pb free 8-pin 4.4-mm TSSOP-TUBE, Pb free 8-pin 4.4-mm TSSOP-TAPE & REEL, Pb free 8-pin 4.4-mm TSSOP-TAPE & REEL, Pb free Temperature Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial ASM5P23S09AF-1H-16-ST 5P23S09AF-1H ASM5I23S09AF-1H-16-ST 5I23S09AF-1H ASM5P23S09AF-1H-16-SR 5P23S09AF-1H ASM5I23S09AF-1H-16-SR 5I23S09AF-1H ASM5P23S09AF-1H-16-TT 5P23S09AF-1H ASM5I23S09AF-1H-16-TT 5I23S09AF-1H ASM5P23S09AF-1H-16-TR 5P23S09AF-1H ASM5I23S09AF-1H-16-TR ASM5P23S05AF-1-08-ST ASM5I23S05AF-1-08-ST ASM5P23S05AF-1-08-SR ASM5I23S05AF-1-08-SR ASM5P23S05AF-1-08-TT ASM5I23S05AF-1-08-TT ASM5P23S05AF-1-08-TR ASM5I23S05AF-1-08-TR 5I23S09AF-1H 5P23S05AF-1 5I23S05AF-1 5P23S05AF-1 5I23S05AF-1 5P23S05AF-1 5I23S05AF-1 5P23S05AF-1 5I23S05AF-1 ASM5P23S05AF-1H-08-ST 5P23S05AF-1H ASM5I23S05AF-1H-08-ST 5I23S05AF-1H ASM5P23S05AF-1H-08-SR 5P23S05AF-1H ASM5I23S05AF-1H-08-SR 5I23S05AF-1H ASM5P23S05AF-1H-08-TT 5P23S05AF-1H ASM5I23S05AF-1H-08-TT 5I23S05AF-1H ASM5P23S05AF-1H-08-TR 5P23S05AF-1H ASM5I23S05AF-1H-08-TR 5I23S05AF-1H 3.3V ‘SpreadTrak’ Zero Delay Buffer Notice: The information in this document is subject to change without notice. 15 of 18 November 2006 rev 1.5 Ordering Codes (Contd..) Ordering Code ASM5P23S09AG-1-16-ST ASM5I23S09AG-1-16-ST ASM5P23S09AG-1-16-SR ASM5I23S09AG-1-16-SR ASM5P23S09AG-1-16-TT ASM5I23S09AG-1-16-TT ASM5P23S09AG-1-16-TR ASM5I23S09AG-1-16-TR ASM5P23S09AG-1H-16-ST ASM5I23S09AG-1H-16-ST ASM5P23S09AG-1H-16-SR ASM5I23S09AG-1H-16-SR ASM5P23S09AG-1H-16-TT ASM5I23S09AG-1H-16-TT ASM5P23S09AG-1H-16-TR ASM5I23S09AG-1H-16-TR ASM5P23S05AG-1-08-ST ASM5I23S05AG-1-08-ST ASM5P23S05AG-1-08-SR ASM5I23S05AG-1-08-SR ASM5P23S05AG-1-08-TT ASM5I23S05AG-1-08-TT ASM5P23S05AG-1-08-TR ASM5I23S05AG-1-08-TR ASM5P23S05AG-1H-08-ST ASM5I23S05AG-1H-08-ST ASM5P23S05AG-1H-08-SR ASM5I23S05AG-1H-08-SR ASM5P23S05AG-1H-08-TT ASM5I23S05AG-1H-08-TT ASM5P23S05AG-1H-08-TR ASM5I23S05AG-1H-08-TR ASM5P23S05A ASM5P23S09A Marking 5P23S09AG-1 5I23S09AG-1 5P23S09AG-1 5I23S09AG-1 5P23S09AG-1 5I23S09AG-1 5P23S09AG-1 5I23S09AG-1 5P23S09AG-1H 5I23S09AG-1H 5P23S09AG-1H 5I23S09AG-1H 5P23S09AG-1H 5I23S09AG-1H 5P23S09AG-1H 5I23S09AG-1H 5P23S05AG-1 5I23S05AG-1 5P23S05AG-1 5I23S05AG-1 5P23S05AG-1 5I23S05AG-1 5P23S05AG-1 5I23S05AG-1 5P23S05AG-1H 5I23S05AG-1H 5P23S05AG-1H 5I23S05AG-1H 5P23S05AG-1H 5I23S05AG-1H 5P23S05AG-1H 5I23S05AG-1H Package Type 16-pin 150-mil SOIC-TUBE, Green 16-pin 150-mil SOIC-TUBE, Green 16-pin 150-mil SOIC-TAPE & REEL, Green 16-pin 150-mil SOIC-TAPE & REEL, Green 16-pin 4.4-mm TSSOP-TUBE, Green 16-pin 4.4-mm TSSOP-TUBE, Green 16-pin 4.4-mm TSSOP-TAPE & REEL, Green 16-pin 4.4-mm TSSOP-TAPE & REEL, Green 16-pin 150-mil SOIC-TUBE, Green 16-pin 150-mil SOIC-TUBE, Green 16-pin 150-mil SOIC-TAPE & REEL, Green 16-pin 150-mil SOIC-TAPE & REEL, Green 16-pin 4.4-mm TSSOP-TUBE, Green 16-pin 4.4-mm TSSOP-TUBE, Green 16-pin 4.4-mm TSSOP-TAPE & REEL, Green 16-pin 4.4-mm TSSOP-TAPE & REEL, Green 8-pin 150-mil SOIC-TUBE, Green 8-pin 150-mil SOIC-TUBE, Green 8-pin 150-mil SOIC-TAPE & REEL, Green 8-pin 150-mil SOIC-TAPE & REEL, Green 8-pin 4.4-mm TSSOP-TUBE, Green 8-pin 4.4-mm TSSOP-TUBE, Green 8-pin 4.4-mm TSSOP-TAPE & REEL, Green 8-pin 4.4-mm TSSOP-TAPE & REEL, Green 8-pin 150-mil SOIC-TUBE, Green 8-pin 150-mil SOIC-TUBE, Green 8-pin 150-mil SOIC-TAPE & REEL, Green 8-pin 150-mil SOIC-TAPE & REEL, Green 8-pin 4.4-mm TSSOP-TUBE, Green 8-pin 4.4-mm TSSOP-TUBE, Green 8-pin 4.4-mm TSSOP-TAPE & REEL, Green 8-pin 4.4-mm TSSOP-TAPE & REEL, Green Temperature Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial 3.3V ‘SpreadTrak’ Zero Delay Buffer Notice: The information in this document is subject to change without notice. 16 of 18 November 2006 rev 1.5 Device Ordering Information ASM5P23S05A ASM5P23S09A ASM5P23S0XA F-08 TR R = Tape & Reel, T = Tube or Tray O = SOT S = SOIC T = TSSOP A = SSOP V = TVSOP B = BGA Q = QFN DEVICE PIN COUNT F = LEAD FREE AND RoHS COMPLIANT PART G = GREEN PACKAGE, LEAD FREE, and RoHS PART NUMBER X= Automotive I= Industrial P or n/c = Commercial (-40C to +125C) (-40C to +85C) (0C to +70C) 1 = Reserved 2 = Non PLL based 3 = EMI Reduction 4 = DDR support products 5 = STD Zero Delay Buffer 6 = Power Management 7 = Power Management 8 = Power Management 9 = Hi Performance 0 = Reserved U = MSOP E = TQFP L = LQFP U = MSOP P = PDIP D = QSOP X = SC-70 PulseCore Semiconductor Mixed Signal Product Note: X= 5 or 9 Licensed under US patent #5,488,627, #6,646,463 and #5,631,920. 3.3V ‘SpreadTrak’ Zero Delay Buffer Notice: The information in this document is subject to change without notice. 17 of 18 November 2006 rev 1.5 ASM5P23S05A ASM5P23S09A PulseCore Semiconductor Corporation 1715 S. Bascom Ave Suite 200 Campbell, CA 95008 Tel: 408-879-9077 Fax: 408-879-9018 www.pulsecoresemi.com Copyright © PulseCore Semiconductor All Rights Reserved Part Number: ASM5P23S05A ASM5P23S09A Document Version: 1.5 Note: This product utilizes US Patent # 6,646,463 Impedance Emulator Patent issued to PulseCore Semiconductor, dated 11-11-2003 © Copyright 2006 PulseCore Semiconductor Corporation. All rights reserved. Our logo and name are trademarks or registered trademarks of PulseCore Semiconductor. All other brand and product names may be the trademarks of their respective companies. PulseCore reserves the right to make changes to this document and its products at any time without notice. PulseCore assumes no responsibility for any errors that may appear in this document. The data contained herein represents PulseCore’s best data and/or estimates at the time of issuance. PulseCore reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. PulseCore does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of PulseCore products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in PulseCore’s Terms and Conditions of Sale (which are available from PulseCore). All sales of PulseCore products are made exclusively according to PulseCore’s Terms and Conditions of Sale. The purchase of products from PulseCore does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of PulseCore or third parties. PulseCore does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of PulseCore products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify PulseCore against all claims arising from such use. 3.3V ‘SpreadTrak’ Zero Delay Buffer Notice: The information in this document is subject to change without notice. 18 of 18
ASM5I23S05AG-1-08-ST 价格&库存

很抱歉,暂时无法提供与“ASM5I23S05AG-1-08-ST”相匹配的价格&库存,您可以联系我们找货

免费人工找货