P1750A-20QLMB

PACE1750A SINGLE CHIP, 15MHz to 40MHz, CMOS 16-BIT PROCESSOR FEATURES Implements the MIL-STD-1750A Instruction Set Architecture Single Chip PACE TechnologyTM CMOS 16-Bit Processor with 32 and 48-Bit Floating Point Arithmetic DAIS Instruction Mix Execution Performance Including Floating Point Arithmetic 1.3 MIPS at 20 MHz 1.9 MIPS at 30 MHz 2.6 MIPS at 40 MHz Integer DAIS Mix Performance 3.9 MIPS at 40 MHz Conventional Integer Processing Mix Performance 5.0 MIPS at 40 MHz Instruction Execution at 40 MHz over the Military Temperature Range 0.10 µsec Integer Add/Sub 0.57 µsec Integer Multiply 0.70 µsec Floating Point Add/Sub 1.07 µsec Floating Point Multiply 15, 20, 30, and 40 MHz Operation over the Military Temperature Range Extensive Error and Fault Management and Interrupt Capability 24 User Accessible Registers Single 5V ± 10% Power Supply Power Dissipation over Military Temperature Range < 0.30 watts at 20 MHz < 0.35 watts at 30 MHz < 0.40 watts at 40 MHz TTL Signal Level Compatible Inputs and Outputs Multiprocessor and Co-processor Capability Built-In Function (BIF) for User Defined Instructions Two programmable Timers Available in: – 64-Pin DIP or Gull Wing (50 Mil Pin Centers) – 68-Pin Pin Grid Array (PGA) – 68-Lead Quad Pack (Leaded Chip Carrier) GENERAL DESCRIPTION The PACE1750A is a general purpose, single chip, 16-bit CMOS microprocessor designed for high performance floating point and integer arithmetic, with extensive real time environment support. It offers a variety of data types, including bits, bytes, 16-bit and 32-bit integers, and 32-bit and 48-bit floating point numbers. It provides 13 addressing modes, including direct, indirect, indexed, based, based indexed and immediate long and short, and it can access 2 MWords of segmented memory space (64 KWords segments). The PACE1750A offers a well-rounded instruction set with 130 instruction types, including a comprehensive integer, floating point, integer-to-floating point and floating point-to-integer set, a variety of stack manipulation instructions, high level language support instructions such as Compare Between Bounds and Loop Control Instructions. It also offers some unique instructions such as vectored l/O, supports executive and user modes, and provides an escape mechanism which allows user-defined instructions using a coprocessor. The chip includes 16 general purpose registers, 8 other user-accessible registers, and an array of real time application support resources, such as 2 programmable timers, a complete interrupt controller supporting 16 levels of prioritized internal and external interrupts, and a faults and exceptions handler controlling internally and externally generated faults. The microprocessor achieves very high throughput of 2.6 MIPS for a standard real time integer/floating point instruction mix at a 40 MHz clock. It executes integer Add in 0.1 µs, integer Multiply in 0.575 µs, Floating Point Add in 0.7 µs, and Floating Point Multiply in 1.075 µs, for register operands at a 40 MHz clock speed. The PACE1750A uses a single multiplexed 16-bit parallel bus. Status signals are provided to determine whether the processor is in the memory or I/O bus cycle, reading and writing, and whether the bus cycle is for data or instructions. The basic bus cycle is 4 clocks long. The PACE1750A will extend the cycle by insertion of wait states in the address and data phases (in response to RDYA and RDYD signals, repectively) and will hold the machine in HI-Z if this CPU has not acquired the bus. A typical non-bus cycle is three clocks long. However, variable length cycles are used for such repetitive operations as multiply, divide, scale and normalize, reducing significantly the number of CPU CLOCKS per operation step and resulting in very fast integer and floating point execution times. Document # MICRO-3 Rev. C Revised October 2005 PACE1750A ABSOLUTE MAXIMUM RATINGS1 Supply Voltage Range Input Voltage Range -0.5V to 7.0V -0.5V to VCC + 0.5V Thermal resistance, junction-to-case (ΘJC), Note 5: Cases X and T Cases Y and U Case Z 8°C/W 5°C/W 6°C/W Storage Temperature Range -65°C to + 150°C Input Current Range Voltage Applied to Inputs Current Applied to Outputs3 -30mA to +5mA -0.5V to VCC + 0.5V 150 mA RECOMMENDED OPERATING CONDITIONS Supply Voltage Range 4.5V to 5.5V Case Operating Temperature -55°C to +125°C Range Maximum Power Dissipation2 1.5W Operating worst case power dissipation (outputs open): Device type 01 Device type 02 Device type 03 Device type 04 Lead Temperature Range (soldering 10 seconds) 0.25W at 15 MHz 0.30W at 20 MHz 0.35W at 30 MHz 0.40W at 40 MHz 300°C NOTE 1: Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. NOTE 2: Must withstand the added power dissipation due to short circuit test e.g., IOS NOTE 3: Duration one second or less. NOTE 4: Device Type Definitions from 5962-87665 SMD: Device Type 01: 15 MHz Device Type 02: 20 MHz Device Type 03: 30 MHz Device Type 04: 40 MHz NOTE 5: Case Definitions from 5962-87665 SMD: Case X: Dual In-Line Case T: Dual In-Line with Gull-Wing Leads Case Y: Leaded Chip Carrier with Gull-Wing Leads Case U: Leaded Chip Carrier with Unformed Leads Case Z: Pin Grid Array Document # MICRO-3 Rev. C Page 2 of 24 PACE1750A DC ELECTRICAL SPECIFICATIONS (Over recommended operating conditions) Symbol VIH VIL VCD VOH Parameter Input HIGH Level Voltage Input LOW Level Voltage2 Input Clamp Diode Voltage Output HIGH Level Voltage 2.4 VCC – 0.2 VOL Output LOW Level Voltage Input HIGH Level Current, IIH1 except IB0 – IB15, BUS BUSY, BUS LOCK Input HIGH Level Current, IB0 – IB15, BUS BUSY, BUS LOCK Input LOW Level Current, except IB0 – IB15, BUS BUSY, BUS LOCK Input LOW Level Current, IB0 – IB15, BUS BUSY, BUS LOCK Output Three-State Current Output Three-State Current Quiescent Power Supply Current (CMOS Input Levels) Quiescent Power Supply ICCQT ICCD Current (TTL Input Levels) Dynamic Power Supply Current 15 MHz 20 MHz 30 MHz 40 MHz IOS CIN COUT CI/O Output Short Circuit Current3 Input Capacitance Output Capacitance Bi-directional Capacitance –25 10 15 15 50 40 50 60 70 mA mA mA mA mA mA pF pF pF VOUT = GND, VCC = 5.5V 10 µA VIN = VCC, VCC = 5.5V 0.5 0.2 Min 2.0 –0.5 Max VCC + 0.5 0.8 –1.2 Unit V V V V V V V VCC = 4.5V, IIN = –18mA VCC = 4.5V VCC = 4.5V VCC = 4.5V VCC = 4.5V IOH = –8.0mA IOH = –300µA IOL = 8.0mA IOL = 300µA Conditions1 IIH2 50 µA VIN = VCC, VCC = 5.5V IIL1 –10 µA VIN = GND, VCC = 5.5V IIL2 IOZH IOZL ICCQC –50 50 –50 10 µA µA µA mA VIN = GND, VCC = 5.5V VOUT = 2.4V, VCC = 5.5V VOUT = 0.5V, VCC = 5.5V VIN < 0.2V or < VCC – 0.2V, f = 0MHz, Outputs Open, VCC = 5.5V VIN < 3.4V, f = 0MHz, Outputs Open, VCC = 5.5V VIN = 0V to VCC, tr = tf = 2.5 ns, Outputs Open, VCC = 5.5V Notes 1. 4.5V ≤ VCC ≤ 5.5V, –55°C ≤ TC ≤ +125°C. Unless otherwise specified, testing shall be conducted at worst-case conditions. 2. VIL = –3.0V for pulse widths less than or equal to 20ns. 3. Duration of the short should not exceed one second; only one output may be shorted at a time. Document # MICRO-3 Rev. C Page 3 of 24 PACE1750A SIGNAL PROPAGATION DELAYS 1,2 15 MHz Symbol Parameter BUS REQ BUS REQ BUS GNT s etup BUS GNT hold BUS BUSY LOW BUS BUSY HIGH BUS BUSY s etup BUS BUSY hold BUS LOCK LOW BUS LOCK HIGH BUS LOCK s etup M/ IO, R/ W S tatus AS0-AS3, AK 0-AK 3, D/I Status AS0-AS3, AK 0-AK 3, D/I Status, M/ IO, R/ W STRBA HIGH STRBA LOW Address hold from STRBA LOW RDYA setup RDYA hold STRBD LOW write STRBD HIGH Min Max 20 MHz Min Max 30 MHz Min Max 40 MHz Min Max Unit tC(BR)L tC(BR)H tBGV(C) tC(BG)X tC(BB)L tC(BB)H tBBV(C) tC(BB)X tC(BL)L tC(BL)H tBLV(C) tC(ST)V tC(ST)V tC(ST)X tC(SA)H tC(SA)L tSAL(IBA)X tRAV(C) tC(RA)X tC(SDW)L tC(SD)H 45 45 5 5 35 35 5 5 50 50 5 5 45 40 0 25 25 5 5 5 25 25 25 0 45 50 5 5 45 0 5 8 0 0 5 7 0 0 30 40 5 5 5 5 5 5 5 5 5 5 5 33 33 5 5 25 25 5 5 30 30 5 5 30 25 0 22 22 5 5 5 22 22 22 0 25 35 5 5 30 0 5 6 0 25 25 5 5 24 20 5 5 25 25 5 5 25 20 0 17 17 5 5 5 17 17 17 0 17 20 5 5 25 0 5 5 0 22 22 ns ns ns ns 20 15 ns ns ns ns 21 17 ns ns ns ns tC(BL)X (IN) BUS LOCK hold 20 20 0 16 16 ns ns ns ns ns ns ns ns 14 14 14 ns ns ns ns ns ns ns ns tFC(SDR)L STRBD LOW read tSDRH(IBD)X STRBD HIGH tSDWH(IBD)X STRBD HIGH tSDL(SD)H tRDV(C) tC(RD)X tC(IBA)V tFC(IBA)X tC(IBD)X tC(IBD)X STRBD write RDYD setup RDYD hold IB 0-IB 15 IB 0-IB 15 20 ns ns ns ns ns tIBDRV(C) IB0-IB15 s etup IB 0-IB 15 hold (read) Data valid out (write) Document # MICRO-3 Rev. C Page 4 of 24 PACE1750A SIGNAL PROPAGATION DELAYS 1,2 (continued) 15 Mhz 20 MHz Min Max 30 MHz Min Max 40 MHz Min Max Unit Symbol Parameter IB0-IB15 SNEW TRIGO RST Min Max tFC(IBD)V tC(SNW) tFC(TGO) tC(DME) tFC(NPU) tC(ER) tRSTL(NPU) tREQV(C) tC(REQ)X tFV(BB)H tBBH(F)X tIRV(C) tC(IR)X 45 45 45 45 45 45 75 65 0 10 5 5 0 10 30 30 5 5 5 0 10 5 5 0 10 25 30 30 30 40 40 40 60 50 0 10 5 5 0 10 20 22 5 5 25 26 26 35 35 35 50 40 0 10 5 5 0 10 15 17 5 5 20 22 22 30 30 30 45 30 ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns tRSTL(DMA ENL) DMA enable DMA enable Normal power up Clock to major error unrecoverable RESET Console request Console request Level sensitive faults Level sensitive faults IOL1-2INT user interrupt (0-5) Power down interrupt level sensitive hold tRSTL (tRSTH) Reset pulse width tC(XX)Z tf(F), t1(1) tr, tf Clock to three-state Edge sensitiive pulse width Clock rise and fall 13 5 ns ns ns Notes 1. 4.5V ≤ VCC ≤ 5.5V, –55°C ≤ TC ≤ +125°C. Unless otherwise specified, testing shall be conducted at worst-case conditions. 2. All timing parameters are composed of Three elements. The first "t" stands for timing. The second represents the "from" signal. The third in parentheses indicates "to" signal. When the CPU clock is one of the signal elements, either the rising edge "C" or the falling edge "FC" is referenced. When other elements are used, an additional suffix indicates the final logic level of the signal. "L" - low level, "H" - high level, "V" - valid, "Z" - high impedance, "X" - don't care, "LH" - low to high, "ZH" - high impedance to high, "R" - read cycle, and "W" - write cycle. Document # MICRO-3 Rev. C Page 5 of 24 PACE1750A MINIMUM WRITE BUS CYCLE TIMING DIAGRAM Note: All time measurements on active signals relate to the 1.5 volt level. Document # MICRO-3 Rev. C Page 6 of 24 PACE1750A MINIMUM READ BUS CYCLE TIMING DIAGRAM Note: All time measurements on active signals relate to the 1.5 volt level. Document # MICRO-3 Rev. C Page 7 of 24 PACE1750A MINIMUM WRITE BUS CYCLE, FOLLOWED BY A NON-BUS CYCLE, TIMING DIAGRAM Note: All time measurements on active signals relate to the 1.5 volt level. Document # MICRO-3 Rev. C Page 8 of 24 PACE1750A TRIGO RST DISCRETE TIMING DIAGRAM DMA EN DISCRETE TIMING DIAGRAM NORMAL POWER UP DISCRETE TIMING DIAGRAM XIO OPERATIONS SNEW DISCRETE TIMING DIAGRAM Note: All time measurements on active signals relate to the 1.5 volt level. Document # MICRO-3 Rev. C Page 9 of 24 PACE1750A EXTERNAL FAULTS AND INTERRUPTS TIMING DIAGRAM Edge-sensitive interrupts and faults (SYSFLT0, SYSFLT1) min. pulse width Level-sensitive interrupts Note: tC(IR)X max = 35 clocks Level-sensitive faults CON REQ Note: All time measurements on active signals relate to the 1.5 volt level. Document # MICRO-3 Rev. C Page 10 of 24 PACE1750A BUS ACQUISITION Note: A CPU contending for the BUS will assert the BUS REQ line, and will acquire it when BUS GNT is assserted and the BUS is not locked (BUS LOCK is high). SWITCHING TIME TEST CIRCUITS Standard Output (Non-Three-State) Three-State Note: All time measurements on active signals relate to the 1.5 volt level. Parameter tPLZ tPHZ tPXL tPXH V0 ≥ 3V 0V VCC/2 VCC/2 VMEA 0.5V VCC – 0.5V 1.5V 1.5V Document # MICRO-3 Rev. C Page 11 of 24 PACE1750A SIGNAL DESCRIPTIONS CLOCKS AND EXTERNAL REQUESTS Mnemonic CPU CLK TIMER CLK Name CPU clock Timer clock Description A single phase input clock signal (0-40 MHz, 40 percent to 60 percent duty cycle. A 100 KHz input that, after synchronization with CPU CLK, provides the clock for timer A and timer B. If timers are used, the CPU CLK signal frequency must be > 300 KHz. An active LOW input that initializes the device. An active LOW input that initiates console operations after completion of the current instruction. RESET CON REQ Reset Console request INTERRUPT INPUTS Mnemonic PWRDN INT Name Power down interrupt Description An interrupt request input that cannot be masked or disabled. This signal is active on the positive going edge or the high level, according to the interrupt mode bit in the configuration register. Interrupt request input signals that are active on the positive going edge or the high level, according to the interrupt mode bit in the configuration register. Active HIGH interrupt request inputs that can be used to expand the number of user interrupts. USR0INT USR5INT User interrupt IOL1INT IOL2INT FAULTS Mnemonic MEM PRT ER I/O level interrupts Name Memory protect error Description An active LOW input generated by the MMU or BPU, or both and sampled by the BUS BUSY signal into the Fault Register (bit 0 CPU bus cycle, bit 1 if non-CPU bus cycle). An active LOW input sampled by the BUS BUSY signal into bit 2 of the fault register. MEM PAR ER EXT ADR ER SYSFLT0 SYSFLT1 ERROR CONTROL Mnemonic UNRCV ER MAJ ER Memory parity error External address error An active LOW input sampled by the BUS BUSY signal into the Fault register (bit 5 or 8), depending on the cycle (memory or I/O). System fault 0, System fault 1, Asynchronous, positive edge-sensitive inputs that set bit 7 (SYSFLT0) or bits 13 and 15 (SYSFLT1) in the Fault register. Name Unrecoverable error Major error Description An active HIGH output that indicates the occurrence of an error classified as unrecoverable. An active HIGH output that indicates the occurrence of an error classified as major. Document # MICRO-3 Rev. C Page 12 of 24 PACE1750A SIGNAL DESCRIPTIONS (Continued) BUS CONTROL Mnemonic D/I Name Data or instruction Description An output signal that indicates whether the current bus cycle access is for Data (HIGH) or Instruction (LOW). It is three-state during bus cycles not assigned to the CPU. This line can be used as an additional memory address bit for systems that require separate data and program memory. An output signal that indicates direction of data flow with respect to the current bus master. A HIGH indicates a read or input operation and a LOW indicates a write or output operation. The signal is three-state during bus cycles not assigned to the CPU. An output signal that indicates whether the current bus cycle is memory (HIGH) or I/O (LOW). This signal is three-state during bus cycles not assigned to the CPU. An active HIGH output that can be used to externally latch the memory or I/O address at the HIGH-to-LOW transition of the strobe. The signal is three-state during bus cycles not assigned to the CPU. An active HIGH input that can be used to extend the address phase of a bus cycle. When RDYA is not active, wait states are inserted by the device to accommodate slower memory or I/O devices. An active LOW output that can be used to strobe data in memory and XIO cycles. This signal is three-state during bus cycles not assigned to the CPU. An active HIGH input that extends the data phase of a bus cycle. When RDYD is not active, wait states are inserted by the device to accommodate slower memory or I/O devlces. R/W Read or write M/IO Memory or I/O STRBA Address strobe RDYA Address ready STRBD Data strobe RDYD Data ready INFORMATION BUS Mnemonic IB0 - IB15 Name Information bus Description A bidirectional time-multiplexed address/data bus that is three-state during bus cycles not assigned to the CPU. IB0 is the most significant bit. STATUS BUS Mnemonic AK0 - AK3 Name Access key Description Outputs used to match the access lock in the MMU for memory accesses (a mismatch will cause the MMU to pull the MEM PRT ER signal LOW), and also indicates processor state (PS). Privileged instructions can be executed with PS = 0 only. These signals are three-state during bus cycles not assigned to the CPU. Outputs that select the page register group in the MMU. It is three-state during bus cycles not assigned to the CPU. [These outputs together with D/I can be used to expand the device direct addressing space to 4 MBytes, in a nonprotected mode (no MMU)]. However, using this addressing mode may produce situations not specified in MIL-STD-1750. AS0 - AS3 Address state Document # MICRO-3 Rev. C Page 13 of 24 PACE1750A SIGNAL DESCRIPTIONS (Continued) BUS ARBITRATION Mnemonic BUS REQ Name Bus request Description An active LOW output that indicates the CPU requires the bus. It becomes inactive when the CPU has acquired the bus and started the bus cycle. An active LOW input from an external arbiter that indicates the CPU currently has the highest priority bus request. If the bus is not used and not locked, the CPU may begin a bus cycle, commencing with the next CPU clock. A HIGH level will hold the CPU in Hi-Z state (Bz), threestating the IB bus status lines (D/I, R/W, M/IO), strobes (STRBA, STRBD), and all the other lines that go three-state when this CPU does not have the bus. An active LOW, bidirectional signal used to establish the beginning and end of a bus cycle. The trailing edge (LOW-to-HIGH transition) is used for sampling bits into the fault register. It is three-state in bus cycles not assigned to this CPU. However, the CPU monitors the BUS BUSY line for latching non-CPU bus cycle faults into the fault register. An active low, bi-directional signal used to lock the bus for successive bus cycles. During non-locked bus cycles, the BUS LOCK signal mimics the BUS BUSY signal. It is three-state during bus cycles not assigned to the CPU. The following instructions will lock the bus: INCM, DECM, SB, RB, TSB, SRM, STUB and STLB. BUS GNT Bus grant BUS BUSY Bus busy BUS LOCK Bus lock DISCRETE CONTROL Mnemonic DMA EN Name Direct memory Access enable Normal power up Description An active HIGH output that indicates the DMA is enabled. It is disabled when the CPU is initialized (reset) and can be enabled or disabled under program control (I/O commands DMAE, DMAD). An active HIGH output that is set when the CPU has successfully completed the built-in self test in the initialization sequence. It can be reset by the I/O command RNS. An active HIGH output that indicates a new instruction is about to start executing in the next cycle. An active LOW discrete output. This signal can be pulsed low under program control I/O address 400B (Hex) and is automatically pulsed during processor initialization. NML PWRUP SNEW TRIGO RST Start new Trigger-go reset Document # MICRO-3 Rev. C Page 14 of 24 PACE1750A TERMINAL CONNECTIONS Case Outline: Pin Grid Array (Case Z) Terminal Number B1 B2 C1 C2 D1 D2 E1 E2 F1 F2 G1 G2 H1 H2 J1 J2 K1 L2 K2 L3 K3 L4 K4 Terminal Symbol VCC IB14 IB13 IB12 IB11 IB10 IB9 IB8 GND IB7 IB6 IB5 IB4 IB3 IB2 IB1 IB0 GND UNRCV ER TIMER CLK NML PWRUP RESET TRIGO RST Terminal Number L5 K5 L6 K6 L7 K7 L8 K8 L9 K9 L10 K11 K10 J11 J10 H11 H10 G11 G10 F11 F10 E11 E10 Terminal Symbol DMA EN CON REQ VCC SNEW BUS LOCK BUS GNT BUS BUSY M/IO D/I R/W GND RDYD RDYA BUS REQ STRBD STRBA CPU CLK AK0 AK1 AK2 AK3 GND AS0 Terminal Number D11 D10 C11 C10 B11 A10 B10 A9 B9 A8 B8 A7 B7 A6 B6 A5 B5 A4 B4 A3 B3 A2 Terminal Symbol AS1 AS2 AS3 IOL2INT VCC GND IOL1INT USR5INT USR4INT USR3INT USR2INT USR1INT USR0INT PWRDN INT GND MAJ ER SYSFLT1 SYSFLT0 EXT ADR ER MEM PAR ER MEM PRT ER IB15 Document # MICRO-3 Rev. C Page 15 of 24 PACE1750A TERMINAL CONNECTIONS Case Outlines: Leaded Chip Carrier with unformed leads (Case U) and Leaded Chip Carrier with GullWing Leads (Case Y) Terminal Number 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 Terminal Symbol GND CON REQ DMA EN TRIGO RST RESET NML PWRUP TIMER CLK UNRCV ER GND IB0 IB1 IB2 IB3 IB4 IB5 IB6 IB7 GND IB8 IB9 VCC IB10 Terminal Number 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 Terminal Symbol IB11 IB12 IB13 IB14 IB15 MEM PRT ER MEM PAR ER EXT ADR ER SYSFLT0 SYSFLT1 MAJ ER GND VCC PWRDN INT USR0INT USR1INT USR2INT USR3INT USR4INT USR5INT IOL1INT IOL2INT AS3 Terminal Number 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 Terminal Symbol AS2 AS1 AS0 GND AK3 AK2 VCC AK1 AK0 CPU CLK STRBA STRBD BUS REQ RDYA RDYD R/W D/I M/IO BUS BUSY BUS GNT BUS LOCK SNEW VCC Document # MICRO-3 Rev. C Page 16 of 24 PACE1750A TERMINAL CONNECTIONS Case Outlines: Dual-In-Line (Case X) and Dual-In-Line with Gull-Wing Leads (Case T) Terminal Number 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 Terminal Symbol GND CON REQ DMA EN TRIGO RST RESET NML PWRUP TIMER CLK UNRCV ER IB0 IB1 IB2 IB3 IB4 IB5 IB6 IB7 IB8 IB9 VCC IB10 IB11 IB12 Terminal Number 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 Terminal Symbol IB13 IB14 IB15 MEM PRT ER MEM PAR ER EXT ADR ER SYSFLT0 SYSFLT1 MAJ ER GND PWRDN INT USR0INT USR1INT USR2INT USR3INT USR4INT USR5INT IOL1INT IOL2INT AS3 AS2 Terminal Number 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 Terminal Symbol AS1 AS0 GND AK3 AK2 AK1 AK0 CPU CLK STRBA STRBD BUS REQ RDYA RDYD R/W D/I M/IO BUS BUSY BUS GNT BUS LOCK SNEW VCC Note: For the 30 MHz and 40 MHz devices, Pins 19 and 46 are connected as shown. For the 15 MHz and 20 MHz devices, these pins are not internally connected to the die. Document # MICRO-3 Rev. C Page 17 of 24 PACE1750A ORDERING INFORMATION Standardized Military Drawing Part Number 5962-8766501TX 5962-8766501UX 5962-8766501XX 5962-8766501YX 5962-8766501ZX 5962-8766502TX 5962-8766502UX 5962-8766502XX 5962-8766502YX 5962-8766502ZX 5962-8766503TX 5962-8766503UX 5962-8766503XX 5962-8766503YX 5962-8766503ZX 5962-8766504TX 5962-8766504UX 5962-8766504XX 5962-8766504YX 5962-8766504ZX Pyramid Semiconductor CAGE Number 3DTT2 3DTT2 3DTT2 3DTT2 3DTT2 3DTT2 3DTT2 3DTT2 3DTT2 3DTT2 3DTT2 3DTT2 3DTT2 3DTT2 3DTT2 3DTT2 3DTT2 3DTT2 3DTT2 3DTT2 Pyramid Semiconductor Part Number P1750A-15GMB P1750A-15QLMB P1750A-15CMB P1750A-15QGMB P1750A-15PGMB P1750A-20GMB P1750A-20QLMB P1750A-20CMB P1750A-20QGMB P1750A-20PGMB P1750A-30GMB P1750A-30QLMB P1750A-30CMB P1750A-30QGMB P1750A-30PGMB P1750A-40GMB P1750A-40QLMB P1750A-40CMB P1750A-40QGMB P1750A-40PGMB Document # MICRO-3 Rev. C Page 18 of 24 PACE1750A CASE OUTLINE X: 64 Lead Top Brazed DIP Package, Straight Lead Version (Ordering Code C) Inches .002 .005 .008 .010 .015 .016 .018 .025 .040 .050 .185 .265 .470 .530 .590 .620 .645 1.550 1.563 mm 0.05 0.12 0.20 0.25 0.38 0.40 0.45 0.63 1.01 1.27 4.70 6.73 11.93 13.46 14.98 15.74 16.38 39.37 39.70 NOTES: 1) Dimensions are in inches. 2) Metric equivalents are given for general information only. 3) Unless otherwise specified, tolerances are .02 (0.5 mm) for two place decimals and .005 (0.13 mm) for three place decimals. Document # MICRO-3 Rev. C Page 19 of 24 PACE1750A CASE OUTLINE T: 64 Lead Top Brazed DIP Package, Gullwing Lead Version (Ordering Code G) Inches .001 .003 .005 .008 .010 .015 .016 .022 .030 .040 .050 .150 .470 .530 .590 .620 .868 1.663 mm 0.03 0.08 0.12 0.20 0.25 0.38 0.41 0.55 0.76 1.01 1.27 3.81 11.93 13.46 14.98 15.74 22.04 42.24 NOTES: 1) Dimensions are in inches. 2) Metric equivalents are given for general information only. 3) Unless otherwise specified, tolerances are .02 (0.5 mm) for two place decimals and .005 (0.13 mm) for three place decimals. 4) Case T is derived from Case X by forming the leads to the shown gullwing configuration. Document # MICRO-3 Rev. C Page 20 of 24 PACE1750A CASE OUTLINE U: 68 Lead Quad Pack with Straight Leads (Ordering Code QL) Inches .002 .004 .006 .010 .012 .020 .050 .100 .116 .250 .560 .570 .800 .955 1.090 mm 0.05 0.10 0.15 0.25 0.30 0.51 1.27 2.54 2.95 6.40 14.22 14.48 20.32 24.25 27.69 NOTES: 1) 2) 3) 4) 5) Dimensions are in inches. Metric equivalents are given for general information only. Unless otherwise specified, tolerances are .02 (0.5 mm) for two place decimals and .005 (0.13 mm) for three place decimals. Pin 1 indicator can be either rectangle, dot, or triangle at specified location or referenced to the uniquely beveled corner. Corners indicated as notched may be either notched or square. Document # MICRO-3 Rev. C Page 21 of 24 PACE1750A CASE OUTLINE Y: 68 Lead Quad Pack with Gullwing Leads (Ordering Code QG) Inches .004 .005 .008 .010 .012 .015 .016 .020 .024 .040 .050 .100 .115 .570 .800 .955 1.010 1.090 mm 0.10 0.12 0.20 0.25 0.30 0.38 0.41 0.50 0.60 1.02 1.27 2.54 2.92 14.48 20.32 24.25 25.65 27.68 NOTES: 1) 2) 3) 4) 5) 6) Dimensions are in inches. Metric equivalents are given for general information only. Unless otherwise specified, tolerances are .02 (0.5 mm) for two place decimals and .005 (0.13 mm) for three place decimals. Pin 1 indicator can either be rectangle, dot, or triangle at specified location or referenced to the uniquely beveled corner. Corners indicated as notched my be either notched or square (with radius). Case Y is derived from Case U by forming the leads to the shown gullwing configuration. Document # MICRO-3 Rev. C Page 22 of 24 PACE1750A CASE OUTLINE Z: 68-Pin Pin Grid Array (PGA) (Ordering Code PG) Inches .016 .020 .040 .050 .059 .060 .098 .100 .120 .150 .170 1.010 1.089 1.160 mm 0.41 0.50 1.01 1.27 1.49 1.52 2.49 2.54 3.04 3.81 4.32 25.65 27.66 29.46 NOTES: 1) Dimensions are in inches. 2) Metric equivalents are given for general information only. 3) Unless otherwise specified, tolerances are .02 (0.5 mm) for two place decimals and .005 (0.13 mm) for three place decimals. 4) Corners except pin number 1 (ref.) can be either rounded or square. 5) All pins must be on the .100" grid. Document # MICRO-3 Rev. C Page 23 of 24 PACE1750A REVISIONS DOCUMENT NUMBER: DOCUMENT TITLE: REV. ORIG A B C ISSUE DATE May-89 Jul-04 Aug-05 Oct-05 MICRO-3 PACE1750A CMOS 16-BIT PROCESSOR ORIG. OF CHANGE RKK JDB JDB JDB DESCRIPTION OF CHANGE New Data Sheet Added Pyramid logo Re-created electronic version Altered case outline drawing for case X and case T Document # MICRO-3 Rev. C Page 24 of 24