DATASHEET
ICS501
LOCO™ PLL CLOCK MULTIPLIER
Description
Features
The ICS501 LOCOTM is the most cost effective way to
generate a high-quality, high-frequency clock output from a
lower frequency crystal or clock input. The name LOCO
stands for Low Cost Oscillator, as it is designed to replace
crystal oscillators in most electronic systems. Using
Phase-Locked Loop (PLL) techniques, the device uses a
standard fundamental mode, inexpensive crystal to
produce output clocks up to 160 MHz.
• Packaged as 8-pin SOIC, MSOP, or die
• RoHS 5 (green) or RoHS 6 (green and lead free)
compliant packaging
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Stored in the chip’s ROM is the ability to generate nine
different multiplication factors, allowing one chip to output
many common frequencies (see table on page 2).
The device also has an output enable pin which tri-states
the clock output when the OE pin is taken low.
This product is intended for clock generation. It has low
output jitter (variation in the output period), but input to
output skew and jitter are not defined or guaranteed. For
applications which require defined input to output skew, use
the ICS570B.
IDT’s lowest cost PLL clock
Zero ppm multiplication error
Input crystal frequency of 5 - 27 MHz
Input clock frequency of 2 - 50 MHz
Output clock frequencies up to 160 MHz
Extremely low jitter of 25 ps (one sigma)
Compatible with all popular CPUs
Duty cycle of 45/55 up to 160 MHz
Nine selectable frequencies
Operating voltage of 3.3 V or 5.0 V
Tri-state output for board level testing
25 mA drive capability at TTL levels
Ideal for oscillator replacement
Industrial temperature version available
Advanced, low-power CMOS process
Block Diagram
VDD
S1:0
2
PLL Clock
Multiplier
Circuitry
and ROM
X1/ICLK
Crystal or
Clock input
Crystal
Oscillator
CLK
X2
Optional crystal capacitors
GND
IDT™ / ICS™ LOCO™ PLL CLOCK MULTIPLIER
1
OE
ICS501
REV S 20170331
ICS501
LOCO™ PLL CLOCK MULTIPLIER
CLOCK MULTIPLIER
Pin Assignment
Clock Output Table
S1 S0
CLK
Minimum Input
0
0
4X input
per page 5
X1/ I CLK
1
8
X2
0
M
5.3125X input
20 MHz
VDD
2
7
OE
0
1
5X input
per page 5
GND
3
6
S0
M
0
6.25X input
4 MHz
M
M
2X input
per page 5
M
1
3.125X input
8 MHz
1
0
6X input
per page 5
1
M
3X input
per page 5
1
1
8X input
per page 5
S1
5
4
CLK
8 Pi n ( 150 mi l ) SOI C
0 = connect directly to ground
1 = connect directly to VDD
M = leave unconnected (floating)
Common Output Frequency Examples (MHz)
Output
20
24
30
32
33.33
37.5
40
48
50
60
62.5
Input
10
12
10
16
16.66
12
10
12
16.66
10
20
M, M
M, M
1, M
M, M
M, M
M, 1
0, 0
0, 0
1, M
1, 0
M, 1
Output
64
66.66
72
75
80
83.33
90
100
106.25
120
125
Input
16
16.66
12
12
10
16.66
15
20
20
15
20
Selection (S1, S0)
0, 0
0, 0
1, 0
M, 0
1, 1
0, 1
1, 0
0, 1
0, M
1, 1
M, 0
Selection (S1, S0)
Pin Descriptions
Pin
Number
Pin
Name
Pin
Type
1
XI/ICLK
Input
2
VDD
Power
Connect to +3.3 V or +5 V.
3
GND
Power
Connect to ground.
4
S1
Tri-level Iinput
5
CLK
Output
6
S0
Tri-level Input
7
OE
Input
8
X2
Output
IDT™ / ICS™ LOCO™ PLL CLOCK MULTIPLIER
Pin Description
Crystal connection or clock input.
Select 1 for output clock. Connect to GND or VDD or float.
Clock output per table above.
Select 0 for output clock. Connect to GND or VDD or float.
Output enable. Tri-states CLK output when low. Internal pull-up.
Crystal connection. Leave unconnected for clock input.
2
ICS501
REV S 20170331
ICS501
LOCO™ PLL CLOCK MULTIPLIER
CLOCK MULTIPLIER
External Components
Crystal Load Capacitors
The total on-chip capacitance is approximately 12 pF. A
parallel resonant, fundamental mode crystal should be
used. The device crystal connections should include pads
for small capacitors from X1 to ground and from X2 to
ground. These capacitors are used to adjust the stray
capacitance of the board to match the nominally required
crystal load capacitance. Because load capacitance can
only be increased in this trimming process, it is important to
keep stray capacitance to a minimum by using very short
PCB traces (and no vias) between the crystal and device.
Crystal capacitors, if needed, must be connected from each
of the pins X1 and X2 to ground.
Decoupling Capacitor
As with any high-performance mixed-signal IC, the ICS501
must be isolated from system power supply noise to perform
optimally.
A decoupling capacitor of 0.01µF must be connected
between VDD and the GND. It must be connected close to
the ICS501 to minimize lead inductance. No external power
supply filtering is required for the ICS501.
Series Termination Resistor
A 33 terminating resistor can be used next to the CLK pin
for trace lengths over one inch.
The value (in pF) of these crystal caps should equal (CL -12
pF)*2. In this equation, CL= crystal load capacitance in pF.
Example: For a crystal with a 16 pF load capacitance, each
crystal capacitor would be 8 pF [(16-12) x 2 = 8].
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the ICS501. These ratings, which are
standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these
or any other conditions above those indicated in the operational sections of the specifications is not implied.
Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical
parameters are guaranteed only over the recommended operating temperature range.
Item
Rating
Supply Voltage, VDD
7V
All Inputs and Outputs
-0.5 V to VDD+0.5 V
Ambient Operating Temperature
-40 to +85C
Storage Temperature
-65 to +150C
Soldering Temperature
260C
Recommended Operation Conditions
Parameter
Min.
Max.
Units
0
+70
C
Ambient Operating Temperature (industrial)
-40
85
C
Power Supply Voltage (measured in respect to GND)
+3.0
+5.25
V
Ambient Operating Temperature (commercial)
IDT™ / ICS™ LOCO™ PLL CLOCK MULTIPLIER
3
Typ.
ICS501
REV S 20170331
ICS501
LOCO™ PLL CLOCK MULTIPLIER
CLOCK MULTIPLIER
DC Electrical Characteristics
VDD=5.0 V ±5% , Ambient temperature -40 to +85C, unless stated otherwise
Parameter
Operating Voltage
Symbol
Conditions
VDD
Min.
Typ.
3.0
Input High Voltage, ICLK only
VIH
ICLK (pin 1)
Input Low Voltage, ICLK only
VIL
ICLK (pin 1)
Input High Voltage
VIH
OE (pin 7)
Input Low Voltage
VIL
OE (pin 7)
Input High Voltage
VIH
S0, S1
Input Low Voltage
VIL
S0, S1
Output High Voltage
VOH
IOH = -25 mA
Output Low Voltage
VOL
IOL = 25 mA
Max.
Units
5.25
V
(VDD/2)+1
V
(VDD/2)-1
2.0
V
V
0.8
VDD-0.5
V
V
0.5
2.4
V
V
0.4
V
IDD Operating Supply Current, 20
No load, 100M
20
mA
Short Circuit Current
CLK output
+70
mA
On-Chip Pull-up Resistor
Pin 7
270
k
Input Capacitance, S1, S0, and OE
Pins 4, 6, 7
4
pF
20
Nominal Output Impedance
IDT™ / ICS™ LOCO™ PLL CLOCK MULTIPLIER
4
ICS501
REV S 20170331
ICS501
LOCO™ PLL CLOCK MULTIPLIER
CLOCK MULTIPLIER
AC Electrical Characteristics
VDD = 5.0 V ±5%, Ambient Temperature -40 to +85 C, unless stated otherwise
Parameter
Symbol
Conditions
Min.
Typ.
Max. Units
Input Frequency, crystal input
FIN
5
27
MHz
Input Frequency, clock input
FIN
2
50
MHz
0C to +70C
13
160
MHz
-40C to +85C
13
140
MHz
0C to +70C
13
100
MHz
-40C to +85C
13
90
MHz
Output Frequency, VDD = 4.75 to 5.25 V
FOUT
Output Frequency, VDD = 3.0 to 3.6 V
FOUT
Output Clock Rise Time
tOR
0.8 to 2.0 V, Note 1
1
ns
Output Clock Fall Time
tOF
2.0 to 8.0 V, Note 1
1
ns
Output Clock Duty Cycle
tOD
1.5 V, up to
160 MHz
45
PLL Bandwidth
49-51
55
10
%
kHz
Output Enable Time, OE high to output
on
50
ns
Output Disable Time, OE low to tri-state
50
ns
+70
ps
25
ps
Absolute Clock Period Jitter
tja
One Sigma Clock Period Jitter
tjs
Deviation from
mean
Note 1: Measured with 15 pF load.
Thermal Characteristics for 8SOIC
Parameter
Thermal Resistance Junction to
Ambient
Symbol
Conditions
Min.
Typ.
Max. Units
JA
Still air
150
C/W
JA
1 m/s air flow
140
C/W
JA
3 m/s air flow
120
C/W
40
C/W
20
C/W
Thermal Resistance Junction to Case
JC
Thermal Resistance Junction to Top
of Case
JT
Still air
Thermal Characteristics for 8MSOP
Parameter
Symbol
Thermal Resistance Junction to
Ambient
JA
Thermal Resistance Junction to Case
JC
IDT™ / ICS™ LOCO™ PLL CLOCK MULTIPLIER
Conditions
Still air
5
Min.
Typ.
Max. Units
95
C/W
48
C/W
ICS501
REV S 20170331
ICS501
LOCO™ PLL CLOCK MULTIPLIER
CLOCK MULTIPLIER
Package Outline and Package Dimensions (8-pin MSOP, 3.00 mm Body)
Package dimensions are kept current with JEDEC Publication No. 95
Millimeters
8
Symbol
E1
E
IN D E X
AREA
1
Min
A
A1
A2
b
C
D
E
E1
e
L
aaa
2
D
Max
-1.10
0
0.15
0.79
0.97
0.22
0.38
0.08
0.23
3.00 BASIC
4.90 BASIC
3.00 BASIC
0.65 Basic
0.40
0.80
0
8
0.10
Inches*
Min
Max
-0.043
0
0.006
0.031
0.038
0.008
0.015
0.003
0.009
0.118 BASIC
0.193 BASIC
0.118 BASIC
0.0256 Basic
0.016
0.032
0
8
0.004
*For reference only. Controlling dimensions in mm.
A
2
A
A
1
c
-C e
b
S E A T IN G
P LA N E
L
aaa
IDT™ / ICS™ LOCO™ PLL CLOCK MULTIPLIER
C
6
ICS501
REV S 20170331
ICS501
LOCO™ PLL CLOCK MULTIPLIER
CLOCK MULTIPLIER
Package Outline and Package Dimensions (8-pin SOIC, 150 Mil. Narrow Body)
Package dimensions are kept current with JEDEC Publication No. 95
Millimeters
Symbol
8
E
A
A1
B
C
D
E
e
H
h
L
H
INDEX
AREA
1 2
D
Min
Inches*
Max
1.35
1.75
0.10
0.25
0.33
0.51
0.19
0.25
4.80
5.00
3.80
4.00
1.27 BASIC
5.80
6.20
0.25
0.50
0.40
1.27
0
8
Min
Max
.0532
.0688
.0040
.0098
.013
.020
.0075
.0098
.1890
.1968
.1497
.1574
0.050 BASIC
.2284
.2440
.010
.020
.016
.050
0
8
*For reference only. Controlling dimensions in mm.
A
h x 45
A1
C
-Ce
B
SEATING
PLANE
L
.10 (.004)
IDT™ / ICS™ LOCO™ PLL CLOCK MULTIPLIER
C
7
ICS501
REV S 20170331
ICS501
LOCO™ PLL CLOCK MULTIPLIER
CLOCK MULTIPLIER
Ordering Information
Part / Order Number
Marking
Shipping Packaging
Package
Temperature
501MLF
501MLFT
501MILF
501MILFT
501GLF
501GLFT
501GILF
501GILFT
501-DWF
501-DPK
501E-DPK
501MLF
501MLF
501MILF
501MILF
01GL
01GL
1GIL
1GIL
-
Tubes
Tape and Reel
Tubes
Tape and Reel
Tubes
Tape and Reel
Tubes
Tape and Reel
Die on uncut, probed wafers
Tested die in waffle pack
Tested die in waffle pack
8-pin SOIC
8-pin SOIC
8-pin SOIC
8-pin SOIC
8-pin MSOP
8-pin MSOP
8-pin MSOP
8-pin MSOP
0 to +70 C
0 to +70 C
-40 to +85C
-40 to +85C
0 to +70 C
0 to +70 C
-40 to +85C
-40 to +85C
0 to +70 C
0 to +70 C
0 to +70 C
"LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.
While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility
for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses
are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range,
high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to
change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical
instruments.
IDT™ / ICS™ LOCO™ PLL CLOCK MULTIPLIER
8
ICS501
REV S 20170331
ICS501
LOCO™ PLL CLOCK MULTIPLIER
CLOCK MULTIPLIER
Innovate with IDT and accelerate your future networks. Contact:
www.IDT.com
For Sales
For Tech Support
800-345-7015
408-284-8200
Fax: 408-284-2775
www.idt.com/go/support
Corporate Headquarters
Integrated Device Technology, Inc.
www.idt.com
DISCLAIMER Integrated Device Technology, Inc. (IDT) and its affiliated companies (herein referred to as “IDT”) reserve the right to modify the products and/or specifications described
herein at any time, without notice, at IDT’s sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and
are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether
express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual
property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.
IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an
IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express,
written agreement by IDT.
Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks
used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary. Integrated
Device Technology, Inc. All rights reserved.
IMPORTANT NOTICE AND DISCLAIMER
RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL
SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING
REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND
OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED,
INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible
for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3)
ensuring your application meets applicable standards, and any other safety, security, or other requirements. These
resources are subject to change without notice. Renesas grants you permission to use these resources only for
development of an application that uses Renesas products. Other reproduction or use of these resources is strictly
prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property.
Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims,
damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject
to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources
expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Rev.1.0 Mar 2020)
Corporate Headquarters
Contact Information
TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com
For further information on a product, technology, the most
up-to-date version of a document, or your nearest sales
office, please visit:
www.renesas.com/contact/
Trademarks
Renesas and the Renesas logo are trademarks of Renesas
Electronics Corporation. All trademarks and registered
trademarks are the property of their respective owners.
© 2020 Renesas Electronics Corporation. All rights reserved.
