71256S
71256L
CMOS Static RAM
256K (32K x 8-Bit)
Features
◆
◆
◆
◆
◆
◆
◆
◆
◆
Description
High-speed address/chip select time
– Commercial: 20/25/35ns (max.)
– Industrial: 20/25/35ns (max.)
– Military: 25/35/45/55/70/85/100ns (max.)
Low-power operation
Battery Backup operation – 2V data retention
Produced with advanced high-performance CMOS
technology
Input and output directly TTL-compatible
Available in standard 28-pin (300 or 600 mil) ceramic DIP,
28-pin (300 mil) SOJ
Military product compliant to MIL-STD-883, Class B
Industrial temperature range (–40°C to +85°C) is available
for selected speeds
Green parts available, see ordering information
The IDT 71256 is a 262,144-bit high-speed static RAM organized as
32K x 8. It is fabricated using high-performance, high-reliability CMOS
technology.
Address access times as fast as 20ns are available with power
consumption of only 350mW (typ.). The circuit also offers a reduced power
standby mode. When CS goes HIGH, the circuit will automatically go to and
remain in, a low-power standby mode as long as CS remains HIGH. This
capability provides significant system level power and cooling savings.
The low-power (L) version also offers a battery backup data retention
capability where the circuit typically consumes only 5μW when operating
off a 2V battery.
The IDT71256 is packaged in a 28-pin (300 or 600 mil) ceramic DIP,
a 28-pin 300 mil SOJ providing high board level packing densities.
The IDT71256 military RAM is manufactured in compliance with the
latest revision of MIL-STD-883, Class B, making it ideally suited to military
temperature applications demanding the highest level of performance and
reliability.
Functional Block Diagram
A0
VCC
262,144 BIT
MEMORY ARRAY
ADDRESS
DECODER
GND
A14
I/O0
I/O CONTROL
INPUT
DATA
CIRCUIT
I/O7
CS
OE
WE
,
CONTROL
CIRCUIT
2946 drw 01
1
Aug.06.20
71256S/L
CMOS Static RAM 256K (32K x 8-Bit)
Military, Commercial, and Industrial Temperature Ranges
Pin Configurations(1)
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O0
I/O1
I/O2
GND
Truth Table(1)
1
28
2
27
3
26
4
25
5
6
7
8
71256S/L
SD28
CD28
PJG28
9
10
VCC
WE
A13
A8
A9
A11
OE
A10
CS
I/O7
I/O6
I/O5
I/O4
I/O3
24
23
22
21
20
11
19
18
12
17
13
16
14
15
WE
CS
OE
I/O
Function
X
H
X
High-Z
Standby (ISB)
X
VHC
X
High-Z
Standby (ISB1)
H
L
H
High-Z
Output Disabled
H
L
L
DOUT
Read Data
L
L
X
DIN
Write Data
Absolute Maximum Ratings(1)
2946 drw 02
DIP/SOJ
Top View
Symbol
NOTE:
1. This text does not indicate orientation of actual part-marking.
Pin Descriptions
Name
Description
A0 - A14
Address Inputs
I/O0 - I/O7
Data Input/Output
CS
Chip Select
WE
Write Enable
OE
Output Enable
GND
Ground
VCC
Power
2946 tbl 02
NOTE:
1. H = VIH, L = VIL, X = Don't care.
Rating
Com'l.
Ind.
Mil.
VTERM
Terminal Voltage
with Respect
to GND
TA
Operating
Temperature
TBIAS
Temperature
Under Bias
TSTG
Storage
Temperature
PT
Power
Dissipation
1.0
1.0
1.0
IOUT
DC Output Current
50
50
50
Unit
-0.5 to +7.0 -0.5 to +7.0 -0.5 to +7.0
0 to +70
-40 to +85
V
-55 to +125
o
C
-55 to +125 -55 to +125 -65 to +135
o
C
-55 to +125 -55 to +125 -65 to +150
o
C
W
mA
2946 tbl 03
NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only and
functional operation of the device at these or any other conditions above those
indicated in the operational sections of this specification is not implied. Exposure
to absolute maximum rating conditions for extended periods may affect
reliability.
2946 tbl 01
Capacitance (TA = +25°C, f = 1.0MHz)
Symbol
Parameter(1)
CIN
Input Capacitance
CI/O
I/O Capacitance
Conditions
Max.
Unit
VIN = 0V
11
pF
VOUT = 0V
11
pF
2946 tbl 04
NOTE:
1. This parameter is determined by device characterization, but is not production
tested.
2
Aug.06.20
71256S/L
CMOS Static RAM 256K (32K x 8-Bit)
Military, Commercial, and Industrial Temperature Ranges
Recommended DC Operating
Conditions
Recommended Operating
Temperature and Supply Voltage
Grade
Temperature
GND
Vcc
Symbol
Military
-55OC to +125OC
0V
5V ± 10%
VCC
Supply Voltage
Industrial
-40OC to +85OC
0V
5V ± 10%
GND
Ground
0 C to +70 C
0V
5V ± 10%
VIH
VIL
Commercial
O
O
2946 tbl 05
Parameter
Min.
Typ.
Max.
Unit
4.5
5.0
5.5
V
0
0
0
V
Input High Voltage
2.2
____
6.0
V
Input Low Voltage
-0.5(1)
____
0.8
V
NOTE:
1. VIL (min.) = –3.0V for pulse width less than 20ns, once per cycle.
2946 tbl 06
DC Electrical Characteristics(1,2) (VCC = 5.0V ± 10%, VLC = 0.2V, VHC = VCC - 0.2V)
71256S/L20
Power
Symbol
Parameter
ICC
ISB
ISB1
71256S/L25
Com'l.
& Ind
Com'l
& Ind
Mi l .
71256S/L35
Com'l.
& Ind
Mi l .
71256S/L45
Mi l .
Unit
Dynamic Op e rating Curre nt
CS < VIL, Outp uts Op e n
VCC = Max., fMAX(2)
S
____
____
150
____
140
135
L
135
125
130
115
120
115
Stand b y Po we r Sup p ly Curre nt
(TTL Le ve l), CS > VIH, VCC = Max.,
Outp uts Op e n, f = fMAX(2)
S
____
____
20
____
20
20
L
3
3
3
3
3
3
Full Stand b y Po we r Sup p ly Curre nt
(CMOS Le ve l), CS > VHC,
VCC = Max., f = 0
S
____
____
20
____
20
20
L
0.6
0.6
1.5
0.6
1.5
1.5
mA
mA
mA
2946 tb l 07
71256S/L55
71256S/L70
71256S/L85
71256S/L100
Power
Mil.
Mil.
Mil.
Mil.
Unit
Dynamic Operating Current
CS < VIL, Outputs Open
VCC = Max., fMAX(2)
S
135
135
135
135
mA
L
115
115
115
115
Standby Power Supply Current
(TTL Level), CS > VIH, VCC = Max.,
Outputs Open, f = fMAX(2)
S
20
20
20
20
L
3
3
3
3
Full Standby Power Supply Current
(CMOS Level), CS > VHC,
VCC = Max., f = 0
S
20
20
20
20
L
1.5
1.5
1.5
1.5
Symbol
ICC
ISB
ISB1
Parameter
NOTES:
1. All values are maximum guaranteed values.
2. fMAX = 1/tRC, all address inputs are cycling at fMAX; f = 0 means no address pins are cycling.
6.42
3
Aug.06.20
mA
mA
2946 tbl 08
71256S/L
CMOS Static RAM 256K (32K x 8-Bit)
Military, Commercial, and Industrial Temperature Ranges
AC Test Conditions
Input Pulse Levels
GND to 3.0V
Input Rise/Fall Times
5ns
Input Timing Reference Levels
1.5V
Output Reference Levels
1.5V
AC Test Load
See Figures 1 and 2
2946 tbl 09
5V
5V
480Ω
480Ω
DATA OUT
DATA OUT
30pF*
255Ω
5pF*
255Ω
,
,
2946 drw 04
2946 drw 05
Figure 1. AC Test Load
Figure 2. AC Test Load
(for tCLZ, tOLZ, tCHZ, tOHZ, tOW, and tWHZ)
*Includes scope and jig capacitances
DC Electrical Characteristics (VCC = 5.0V ± 10%)
IDT71256S
Symbol
Parameter
Test Conditions
IDT71256L
Min.
Typ.
Max.
Min.
Typ.
Max.
Unit
____
10
5
____
____
____
____
5
2
µA
10
5
____
____
____
____
5
2
µA
V
|ILI|
Input Leakage Current
VCC = Max.,
VIN = GND to VCC
MIL.
COM"L & IND.
____
____
____
|ILO|
Output Leakage Current
VCC = Max., CS = VIH,
VOUT = GND to V CC
MIL.
COM"L & IND.
____
____
____
____
VOL
Output Low Voltage
IOL = 8mA, VCC = Min.
____
____
0.4
____
____
0.4
IOL = 10mA, VCC = Min.
____
____
0.5
____
____
0.5
IOH = -4mA, VCC = Min.
2.4
____
____
2.4
____
____
VOH
Output High Voltage
V
2946 tbl 10
Data Retention Characteristics Over All Temperature Ranges
(L Version Only) (VLC = 0.2V, VHC = VCC - 0.2V)
Max.
VCC @
Typ.(1)
VCC @
Symbol
Parameter
VDR
VCC for Data Retention
ICCDR
Data Retention Current
tCDR
Chip Deselect to Data
Retention Time
tR(3)
Operation Recovery Time
Test Condition
Min.
2.0V
3.0V
2.0V
3.0V
Unit
____
2.0
____
____
____
____
V
____
____
____
____
____
____
500
120
800
200
μA
0
____
____
____
____
ns
tRC(2)
____
____
____
____
ns
MIL.
COM'L. & IND.
CS > VHC
NOTES:
1. TA = +25°C.
2. tRC = Read Cycle Time.
3. This parameter is guaranteed by device characterization, but is not production tested.
4
Aug.06.20
2946 tbl 11
71256S/L
CMOS Static RAM 256K (32K x 8-Bit)
Military, Commercial, and Industrial Temperature Ranges
Low VCC Data Retention Waveform
DATA
RETENTION
MODE
VCC
4.5V
VDR ≥ 2V
tCDR
CS
4.5V
VIH
tR
VIH
VDR
2946 drw 06
AC Electrical Characteristics (VCC = 5.0V ± 10%, All Temperature Ranges)
71256L20(1)
Symbol
Parameter
71256S25
71256L25
71256S35
71256L35
71256S45(3)
71256L45(3)
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Unit
Read Cycle
tRC
Read Cycle Time
20
____
25
____
35
____
45
____
ns
tAA
Address Access Time
____
20
____
25
____
35
____
45
ns
tACS
Chip Select Access Time
____
20
____
25
____
35
____
45
ns
tCLZ(2)
Chip Select to Output in Low-Z
5
____
5
____
5
____
5
____
ns
tCHZ(2)
Chip Desele ct to Output in High-Z
____
10
____
11
____
15
____
20
ns
tOE
Output Enable to Output Valid
____
10
____
11
____
15
____
20
ns
tOLZ(2)
Output Enab le to Output in Low-Z
2
____
2
____
2
____
0
____
ns
tOHZ(2)
Output Disab le to Output in High-Z
2
8
2
10
2
15
____
20
ns
tOH
Output Hold from Address Change
5
____
5
____
5
____
5
____
ns
Write Cycle
tWC
Write Cycle Time
20
____
25
____
35
____
45
____
ns
tCW
Chip Select to End-of-Write
15
____
20
____
30
____
40
____
ns
tAW
Address Valid to End-of-Write
15
____
20
____
30
____
40
____
ns
tAS
Address Set-up Time
0
____
0
____
0
____
0
____
ns
tWP
Write Pulse Width
15
____
20
____
30
____
35
____
ns
tWR
Write Recovery Time
0
____
0
____
0
____
0
____
ns
tDW
Data to Write Time Overlap
11
____
13
____
15
____
20
____
ns
____
10
____
11
____
15
____
20
ns
(2)
tWHZ
Write Enab le to Output in High-Z
tDH
Data Hold from Write Time
0
____
0
____
0
____
0
____
ns
tOW(2)
Output Active from End-of-Write
5
____
5
____
5
____
5
____
ns
NOTES:
1. 0° to +70°C or -40° to +85°C temperature range only.
2. This parameter is guaranteed by device characterization, but is not production tested.
3. –55°C to +125°C temperature range only.
6.42
5
Aug.06.20
2946 tbl 12
71256S/L
CMOS Static RAM 256K (32K x 8-Bit)
Military, Commercial, and Industrial Temperature Ranges
AC Electrical Characteristics (VCC = 5.0V ± 10%, Military Temperature Ranges)
71256S55(1)
71256L55(1)
Symbol
Parameter
71256S70(1)
71256L70(1)
71256S85(1)
71256L85(1)
71256S100(1)
71256L100(1)
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Unit
Read Cycle
tRC
Read Cycle Time
55
____
70
____
85
____
100
____
ns
tAA
Address Access Time
____
55
____
70
____
85
____
100
ns
tACS
Chip Select Access Time
____
55
____
70
____
85
____
100
ns
tCLZ(2)
Chip Select to Output in Low-Z
5
____
5
____
5
____
5
____
ns
tCHZ(2)
Chip Desele ct to Output in High-Z
____
25
____
30
____
35
____
40
ns
tOE
Output Enable to Output Valid
____
25
____
30
____
35
____
40
ns
tOLZ(2)
Output Enab le to Output in Low-Z
0
____
0
____
0
____
0
____
ns
tOHZ(2)
Output Disab le to Output in High-Z
0
25
0
30
____
35
____
40
ns
tOH
Output Hold from Address Change
5
____
5
____
5
____
5
____
ns
Write Cycle
tWC
Write Cycle Time
55
____
70
____
85
____
100
____
ns
tCW
Chip Select to End-of-Write
50
____
60
____
70
____
80
____
ns
tAW
Address Valid to End-of-Write
50
____
60
____
70
____
80
____
ns
tAS
Address Set-up Time
0
____
0
____
0
____
0
____
ns
tWP
Write Pulse Width
40
____
45
____
50
____
55
____
ns
tWR
Write Recovery Time
0
____
0
____
0
____
0
____
ns
tDW
Data to Write Time Overlap
25
____
30
____
35
____
40
____
ns
tWHZ(2)
Write Enab le to Output in High-Z
____
25
____
30
____
35
____
40
ns
tDH
Data Hold from Write Time (WE)
0
____
0
____
0
____
0
____
ns
tOW(2)
Output Active from End-of-Write
5
____
5
____
5
____
5
____
NOTES:
1. -55° to +125°C temperature range only.
2. This parameter is guaranteed by device characterization, but is not production tested.
6
Aug.06.20
ns
2946 tbl 13
71256S/L
CMOS Static RAM 256K (32K x 8-Bit)
Military, Commercial, and Industrial Temperature Ranges
Timing Waveform of Read Cycle No. 1(1)
tRC
ADDRESS
tOH
tAA
OE
tOE
tOLZ (5)
tOHZ(5)
CS
tACS
tCHZ(5)
tCLZ (5)
DATAOUT
2946 drw 07
Timing Waveform of Read Cycle No. 2(1,2,4)
tRC
ADDRESS
tAA
tOH
tOH
DATAOUT
,
2946 drw 08
Timing Waveform of Read Cycle No. 2(1,3,4)
CS
tACS
tCHZ(5)
tCLZ (5)
DATAOUT
2946 drw 09
NOTES:
1. WE is HIGH for Read Cycle.
2. Device is continuously selected, CS is LOW.
3. Address valid prior to or coincident with CS transition LOW.
4. OE is LOW.
5. Transition is measured ±200mV from steady state.
6.42
7
Aug.06.20
71256S/L
CMOS Static RAM 256K (32K x 8-Bit)
Military, Commercial, and Industrial Temperature Ranges
Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,2,4,6)
t WC
ADDRESS
tOHZ (5)
OE
tAW
CS
(6)
t WR
t WP
t AS
WE
tWZ (5)
t OW
(3)
DATAOUT
(3)
tDW
tDH
DATAIN
2946 drw 10
Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1,2,4)
tWC
ADDRESS
tAW
CS
t AS
tCW(6)
t WR
WE
t DW
tDH2
DATA IN
2946 drw 11
NOTES:
1. A write occurs during the overlap of a LOW CS and a LOW WE.
2. tWR is measured from the earlier of CS or WE going HIGH to the end of the write cycle.
3. During this period, I/O pins are in the output state so that the input signals must not be applied.
4. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
5. Transition is measured ±200mV from steady state.
6. If OE is LOW during a WE controlled write cycle, the write pulse width must be the larger of tWP or (tWHZ +tDW) to allow the I/O drivers to turn off and data to be placed
on the bus for the required tDW. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse width can be as short
as the specified tWP. For a CS controlled write cycle, OE may be LOW with no degradation to tCW.
8
Aug.06.20
71256S/L
CMOS Static RAM 256K (32K x 8-Bit)
Military, Commercial, and Industrial Temperature Ranges
Ordering Information — Commercial & Industrial
71256
Device
Type
X
XX
XXX
X
Power Speed Package
X
X
Process/
Temperature
Range
Blank
8
Tube
Tape and Reel
Blank
I(1)
Commercial (0°C to +70°C)
Industrial (-40°C to +85°C)
(2)
G
Green
Y
300 mil SOJ (PJG28)
20
25
35
Speed in nanoseconds
L
Low Power
2946 drw 13
NOTES:
1. Contact your local sales office for Industrial temp range for other speeds, packages and powers.
2. Green parts available. For specific speeds, packages and powers contact your local sales office.
Ordering Information — Military
71256
X
XXX
XXX
X
Device
Type
Power
Speed
Package
Process/
Temperature
Range
X
Blank
Tube
B
Military (–55°C to +125°C)
Compliant to MIL-STD-883, Class B
TD
D
300 mil CERDIP (SD28)
600 mil CERDIP (CD28)
25
35
45
55
70
85
100
S
L
6.42
9
Aug.06.20
Speed in nanoseconds
Standard Power
Low Power
2946 drw 12
71256S/L
CMOS Static RAM 256K (32K x 8-Bit)
Military, Commercial, and Industrial Temperature Ranges
Orderable Part Information
Speed
(ns)
20
25
35
Pkg.
Code
Pkg.
Type
Temp.
Grade
Speed
(ns)
71256L20YG
PJG28
SOJ
C
25
71256L20YG8
PJG28
SOJ
C
71256L20YGI
PJG28
SOJ
I
Orderable Part ID
71256L20YGI8
PJG28
SOJ
I
71256L25DB
CD28
CDIP
M
71256L25TDB
SD28
CDIP
M
71256L25YG
PJG28
SOJ
C
71256L25YG8
PJG28
SOJ
C
71256L25YGI
PJG28
SOJ
I
71256L25YGI8
PJG28
SOJ
I
71256L35DB
CD28
CDIP
M
71256L35TDB
SD28
CDIP
M
71256L35YG
PJG28
SOJ
C
71256L35YG8
PJG28
SOJ
C
71256L35YGI
PJG28
SOJ
I
71256L35YGI8
PJG28
SOJ
I
71256L45DB
CD28
CDIP
M
71256L45TDB
SD28
CDIP
M
71256L55DB
CD28
CDIP
M
71256L55TDB
SD28
CDIP
M
70
71256L70DB
CD28
CDIP
M
71256L70TDB
SD28
CDIP
M
85
71256L85DB
CD28
CDIP
M
71256L85TDB
SD28
CDIP
M
71256L100DB
CD28
CDIP
M
71256L100TDB
SD28
CDIP
M
45
55
100
Pkg.
Type
Temp.
Grade
71256S25DB
CD28
CDIP
M
71256S25TDB
SD28
CDIP
M
35
71256S35DB
CD28
CDIP
M
71256S35TDB
SD28
CDIP
M
45
71256S45DB
CD28
CDIP
M
71256S45TDB
SD28
CDIP
M
71256S55DB
CD28
CDIP
M
71256S55TDB
SD28
CDIP
M
71256S70DB
CD28
CDIP
M
71256S70TDB
SD28
CDIP
M
71256S85DB
CD28
CDIP
M
71256S85TDB
SD28
CDIP
M
71256S100DB
CD28
CDIP
M
71256S100TDB
SD28
CDIP
M
55
70
85
100
10
Aug.06.20
Pkg.
Code
Orderable Part ID
71256S/L
CMOS Static RAM 256K (32K x 8-Bit)
Military, Commercial, and Industrial Temperature Ranges
Datasheet Document History
11/4/99:
Updated to new format
Added Industrial Temperature Range offerings
Removed 30, 120, and 150ns military and 45ns commercial speed grade offerings.
Removed P28-2 package from DIP/SOJ Top View
Removed 30ns and 45ns (Commercial only) speed grade offerings from DC Electrical table
Revised notes and footnotes
Pg. 5
Removed 30ns speed grade offering from AC Electrical table
Revised notes and footnotes
Pg. 6
Expressed Military Temperature range on AC Electrical table
Revised notes and footnotes
Pg. 8
Removed Note 1 and renumbered notes and footnotes
Pg. 9
Revised Ordering Information and presented by temperature range offering
Pg. 10
Added Datasheet Document History
Not recommended for new designs
Remove "Not recommended for new designs"
Pg. 3
Changed power limits for commercial and industrial. Refer to PCN SR-0602-03. Added Restricted hazardous
substance device to ordering information.
Pg. 2,9
Corrected typo on pin 21 in 32-Pin LCC diagram. Updated the ordering information by removing the
"IDT" notation.
Pg. 1, 2, 5, 9 Added 20ns to Industrial offering. Obsoleted 28-pin 600 mil, 32-pin LCC and Added Tape and Reel to
Ordering information and updated description of Restricted hazardous substance device to Green.
Pg. 1
In the Description: removed IDT’s reference to fabrication and removed the sentence "In the full standby
mode, the low-power device consumes less than 15µW, typically".
Pg. 1 - 12
Rebranded as Renesas datasheet
Pg.1 & 9
Updated Indusrial temp and green availability
Pg. 2 & 9
Updated package codes
Pg. 10
Added Orderable Part Information tables
Pg. 1–5, 9
Pg. 1
Pg. 2
Pg. 3
08/09/00:
02/01/01:
11/15/06:
11/01/08:
04/28/11:
09/26/13:
08/06/20:
6.42
11
Aug.06.20
IMPORTANT NOTICE AND DISCLAIMER
RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL
SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING
REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND
OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED,
INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible
for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3)
ensuring your application meets applicable standards, and any other safety, security, or other requirements. These
resources are subject to change without notice. Renesas grants you permission to use these resources only for
development of an application that uses Renesas products. Other reproduction or use of these resources is strictly
prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property.
Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims,
damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject
to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources
expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Rev.1.0 Mar 2020)
Corporate Headquarters
Contact Information
TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com
For further information on a product, technology, the most
up-to-date version of a document, or your nearest sales
office, please visit:
www.renesas.com/contact/
Trademarks
Renesas and the Renesas logo are trademarks of Renesas
Electronics Corporation. All trademarks and registered
trademarks are the property of their respective owners.
© 2020 Renesas Electronics Corporation. All rights reserved.
工商网监
湘ICP备2023018690号
