72V3622L15PF

3.3 VOLT CMOS SyncBiFIFOTM 256 x 36 x 2 512 x 36 x 2 1,024 x 36 x 2 FEATURES: • • • • • • • • • • • Memory storage capacity: IDT72V3622 – 256 x 36 x 2 IDT72V3632 – 512 x 36 x 2 IDT72V3642 – 1,024 x 36 x 2 Supports clock frequencies up to 100 MHz Fast access times of 6.5ns Free-running CLKA and CLKB may be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted) Two independent clocked FIFOs buffering data in opposite directions Mailbox bypass register for each FIFO Programmable Almost-Full and Almost-Empty flags Microprocessor Interface Control Logic • • • • IDT72V3622 IDT72V3632 IDT72V3642 FFA/IRA, EFA/ORA, AEA, and AFA flags synchronized by CLKA FFB/IRB, EFB/ORB, AEB, and AFB flags synchronized by CLKB Select IDT Standard timing (using EFA, EFB, FFA and FFB flags functions) or First Word Fall Through timing (using ORA, ORB, IRA and IRB flag functions) Available space-saving 120-pin Thin Quad Flatpack (TQFP) Functionally compatible to the 5V operating IDT723622/723632/ 723642 Industrial temperature range (–40οC to +85οC) is available Green parts available, see ordering information DESCRIPTION: The IDT72V3622/72V3632/72V3642 are functionally compatible versions of the IDT723622/723632/723642, designed to run off a 3.3V supply for exceptionally low-power consumption. These devices are monolithic, high- FUNCTIONAL BLOCK DIAGRAM MBF1 RST1 FIFO1, Mail1 Reset Logic RAM ARRAY 256 x 36 512 x 36 1,024 x 36 Write Pointer 36 FFA/IRA AFA 36 Read Pointer EFB/ORB AEB Status Flag Logic FIFO 1 FS0 FS1 A0 - A35 Output Register Port-A Control Logic Input Register Mail 1 Register CLKA CSA W/RA ENA MBA Programmable Flag Offset Registers Timing Mode FWFT B0 - B35 10 EFA/ORA AEA Read Pointer Output Register 36 FFB/IRB AFB Status Flag Logic 36 Write Pointer RAM ARRAY 256 x 36 512 x 36 1,024 x 36 Input Register FIFO 2 Mail 2 Register FIFO2, Mail2 Reset Logic RST2 Port-B Control Logic CLKB CSB W/RB ENB MBB 4660 drw 01 MBF2 IDT and the IDT logo are registered trademark of Integrated Device Technology, Inc SyncBiFIFO is a trademark of Integrated Device Technology, Inc. COMMERCIAL TEMPERATURE RANGE FEBRUARY 2015 1 © 2015 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. DSC-4660/9 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 COMMERCIAL TEMPERATURE RANGE DESCRIPTION (CONTINUED) These devices are a synchronous (clocked) FIFO, meaning each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control. speed, low-power, CMOS Bidirectional SyncFIFO (clocked) memories which support clock frequencies up to 100MHz and have read access times as fast as 6.5ns. Two independent 256/512/1,024 x 36 dual-port SRAM FIFOs on board each chip buffer data in opposite directions. Communication between each port may bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. 120 119 118 117 116 115 114 113 112 111 110 109 108 107 106 105 104 103 102 101 100 99 98 97 96 95 94 93 92 91 GND CLKA ENA W/RA CSA FFA/IRA EFA/ORA VCC AFA AEA MBF2 MBA RST1 FS0 GND FS1 RST2 MBB MBF1 VCC AEB AFB EFB/ORB FFB/IRB GND CSB W/RB ENB CLKB VCC PIN CONFIGURATION 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 B35 B34 B33 B32 GND B31 B30 B29 B28 B27 B26 VCC B25 B24 GND B23 B22 B21 B20 B19 B18 GND B17 B16 VCC B15 B14 B13 B12 GND 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 GND A11 A10 A9 A8 A7 A6 GND A5 A4 A3 VCC A2 A1 A0 GND B0 B1 B2 B3 B4 B5 GND B6 VCC B7 B8 B9 B10 B11 A35 A34 A33 A32 VCC A31 A30 GND A29 A28 A27 A26 A25 A24 A23 FWFT A22 VCC A21 A20 A19 A18 GND A17 A16 A15 A14 A13 VCC A12 TQFP (PNG120, order code: PF) TOP VIEW 2 4660 drw 03 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 COMMERCIAL TEMPERATURE RANGE a selected number of words remain in the FIFO memory. AFA and AFB indicate when the FIFO contains more than a selected number of words. FFA/IRA, FFB/IRB, AFA and AFB are two-stage synchronized to the port clock that writes data into its array. EFA/ORA, EFB/ORB, AEA and AEB are two-stage synchronized to the port clock that reads data from its array. Programmable offsets for AEA, AEB, AFA and AFB are loaded by using Port A. Three default offset settings are also provided. The AEA and AEB threshold can be set at 8, 16 or 64 locations from the empty boundary and the AFA and AFB threshold can be set at 8, 16 or 64 locations from the full boundary. All these choices are made using the FS0 and FS1 inputs during Reset. Two or more devices may be used in parallel to create wider data paths. If, at any time, the FIFO is not actively performing a function, the chip will automatically power down. During the power down state, supply current consumption (ICC) is at a minimum. Initiating any operation (by activating control inputs) will immediately take the device out of the power down state. The IDT72V3622/72V3632/72V3642 are characterized for operation from 0oC to 70oC. Industrial temperature range (-40οC to +85οC) is available by special order. They are fabricated using high speed, submicron CMOS technology. These devices have two modes of operation: In the IDT Standard mode, the first word written to an empty FIFO is deposited into the memory array. A read operation is required to access that word (along with all other words residing in memory). In the First Word Fall Through mode (FWFT), the first longword (36-bit wide) written to an empty FIFO appears automatically on the outputs, no read operation required (Nevertheless, accessing subsequent words does necessitate a formal read request). The state of the FWFT pin during FIFO operation determines the mode in use. Each FIFO has a combined Empty/Output Ready Flag (EFA/ORA and EFB/ORB) and a combined Full/Input Ready Flag (FFA/IRA and FFB/IRB). The EF and FF functions are selected in the IDT Standard mode. EF indicates whether or not the FIFO memory is empty. FF shows whether the memory is full or not. The IR and OR functions are selected in the First Word Fall Through mode. IR indicates whether or not the FIFO has available memory locations. OR shows whether the FIFO has data available for reading or not. It marks the presence of valid data on the outputs. Each FIFO has a programmable Almost-Empty flag (AEA and AEB) and a programmable Almost-Full flag (AFA and AFB). AEA and AEB indicate when 3 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 COMMERCIAL TEMPERATURE RANGE PIN DESCRIPTIONS Symbol Name I/O Description A0-A35 Port A Data I/0 AEA Port A AlmostEmpty Flag O (Port A) Programmable Almost-Empty flag synchronized to CLKA. It is LOW when the number of words in FIFO2 is less than or equal to the value in the Almost-Empty A Offset register, X2. AEB Port B AlmostEmpty Flag O (Port B) Programmable Almost-Empty flag synchronized to CLKB. It is LOW when the number of words in FIFO1 is less than or equal to the value in the Almost-Empty B Offset register, X1. AFA Port A AlmostFull Flag O (Port A) Programmable Almost-Full flag synchronized to CLKA. It is LOW when the number of empty locations in FIFO1 is less than or equal to the value in the Almost-Full A Offset register, Y1. AFB Port B AlmostFull Flag O (Port B) Programmable Almost-Full flag synchronized to CLKB. It is LOW when the number of empty locations in FIFO2 is less than or equal to the value in the Almost-Full B Offset register, Y2. B0 - B35 Port B Data I/O CLKA Port A Clock I CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. FFA/IRA, EFA/ORA, AFA, and AEA are all synchronized to the LOW-to-HIGH transition of CLKA. CLKB Port B Clock I CLKB is a continuous clock that synchronizes all data transfers through port Band can be asynchronous or coincident to CLKA. FFB/IRB, EFB/ORB, AFB, and AEB are synchronized to the LOW-to-HIGH transition of CLKB. CSA Port A Chip Select I CSA must be LOW to enable a LOW-to-HIGH transition of CLKA to read or write on port A. The A0-A35 outputs are in the high-impedance state when CSA is HIGH. CSB Port B Chip Select I CSB must be LOW to enable a LOW-to-HIGH transition of CLKB to read or write data on port B. The B0- B35 outputs are in the high-impedance state when CSB is HIGH. EFA/ORA Port A Empty/ Output Ready Flag O This is a dual function pin. In the IDT Standard mode, the EFA function is selected. EFA indicates whether or not the FIFO2 memory is empty. In the FWFT mode, the ORA function is selected. ORA indicates the presence of valid data on A0-A35 outputs, available for reading. EFA/ORA is synchronized to the LOW-to-HIGH transition of CLKA. EFB/ORB Port B Empty/ Output Ready Flag O This is a dual function pin. In the IDT Standard mode, the EFB function is selected. EFB indicates whether or not the FIFO1 memory is empty. In the FWFT mode, the ORB function is selected. ORB indicates the presence of valid data on B0-B35 outputs, available for reading. EFB/ORB is synchronized to the LOW-to-HIGH transition of CLKB. ENA Port A Enable I ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read or write data on port A. ENB Port B Enable I ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write data on port B. FFA/IRA Port A Full/ Input Ready Flag O This is a dual function pin. In the IDT Standard mode, the FFA function is selected. FFA indicates whether or not the FIFO1 memory is full. In the FWFT mode, the IRA function is selected. IRA indicates whether or not there is space available for writing to the FIFO1 memory. FFA/IRA is synchronized to the LOW-toHIGH transition of CLKA. FFB/IRB Port B Full/ Input Ready Flag O This is a dual function pin. In the IDT Standard mode, the FFB function is selected. FFB indicates whether or not the FIFO2 memory is full. In the FWFT mode, the IRB function is selected. IRB indicates whether or not there is space available for writing to the FIFO2 memory. FFB/IRB is synchronized to the LOW-toHIGH transition of CLKB. FWFT First Word Fall Through Mode I This pin selects the timing mode. A HIGH on FWFT selects IDT Standard mode, a LOW selects First Word Fall Through mode. Once the timing mode has been selected, the level on FWFT must be static throughout device operation. FS1, FS0 Flag Offset Selects I A LOW-to-HIGH transition of the FIFO Reset input latches the values of FS0 and FS1. If either FS0 or FS1 is HIGH when the FIFO Reset input goes HIGH, one of three preset values is selected as the offset for FIFOs Almost-Full and Almost-Empty flags. If both FIFOs are reset simultaneously and both FS0 and FS1 are LOW when RST1 and RST2 go HIGH, the first four writes to FIFO1 load the AlmostEmpty and Almost-Full offsets for both FIFOs. 36-bit bidirectional data port for side A. 36-bit bidirectional data port for side B. 4 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 COMMERCIAL TEMPERATURE RANGE PIN DESCRIPTIONS (CONTINUED) Symbol Name I/O Description MBA Port A Mailbox Select I A HIGH level on MBA chooses a mailbox register for a port A read or write operation. When the A0-A35 outputs are active, a HIGH level on MBA selects data from the mail2 register for output and a LOW level selects FIFO2 output register data for output. MBB Port B Mailbox Select I A HIGH level on MBB chooses a mailbox register for a port B read or write operation. When the B0-B35 outputs are active, a HIGH level on MBB selects data from the mail1 register or output and a LOW level selects FIFO1 output register data for output. MBF1 Mail1 Register Flag O MBF1 is set LOW by a LOW-to-HIGH transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while MBF1 is LOW. MBF1 is set HIGH by a LOW-to-HIGH transition of CLKB when a port B read is selected and MBB is HIGH. MBF1 is set HIGH when FIFO1 is reset. MBF2 Mail2 Register Flag O MBF2 is set LOW by a LOW-to-HIGH transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while MBF2 is LOW. MBF2 is set HIGH by a LOW-to-HIGH transition of CLKA when a port A read is selected and MBA is HIGH. MBF2 is also set HIGH when FIFO2 is reset. RST1 FIFO1 Reset I To reset FIFO1, four LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB must occur while RST1 is LOW. The LOW-to-HIGH transition of RST1 latches the status of FS0 and FS1 for AFA and AEB offset selection. FIFO1 must be reset upon power up before data is written to its RAM. RST2 FIFO2 Reset I To reset FIFO2, four LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB must occur while RST2 is LOW. The LOW-to-HIGH transition of RST2 latches the status of FS0 and FS1 for AFB and AEA offset selection. FIFO2 must be reset upon power up before data is written to its RAM. W/RA Port A Write/ Read Select I A HIGH selects a write operation and a LOW selects a read operation on port A for a LOW-to-HIGH transition of CLKA. The A0-A35 outputs are in the HIGH impedance state when W/RA is HIGH. W/RB Port B Write/ Read Select I A LOW selects a write operation and a HIGH selects a read operation on port B for a LOW-to-HIGH transition of CLKB. The B0-B35 outputs are in the HIGH impedance state when W/RB is LOW. 5 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 COMMERCIAL TEMPERATURE RANGE ABSOLUTE MAXIMUM RATINGS OVER OPERATING TEMPERATURE RANGE (Unless otherwise noted)(1) Symbol Rating Commercial Unit VCC Supply Voltage Range –0.5 to +4.6 V VI(2) Input Voltage Range –0.5 to VCC+0.5 V VO Output Voltage Range –0.5 to VCC+0.5 V (2) IIK Input Clamp Current (VI < 0 or VI > VCC) ±20 mA IOK Output Clamp Current (VO = < 0 or VO > VCC) ±50 mA IOUT Continuous Output Current (VO = 0 to VCC) ±50 mA ICC Continuous Current Through VCC or GND ±400 mA TSTG Storage Temperature Range ο –65 to 150 C NOTES: 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. 2. The input and output voltage ratings may be exceeded provided the input and output current ratings are observed. RECOMMENDED OPERATING CONDITIONS Symbol Parameter Min. Typ. Max. 3.0 3.3 3.6 V V Supply Voltage VCC (1) VIH High-Level Input Voltage 2 — VCC+0.5 Unit VIL Low-Level Input Voltage — — 0.8 V IOH High-Level Output Current — — –4 mA IOL Low-Level Output Current — — 8 mA TA Operating Temperature 0 — 70 °C NOTE: 1. For 10ns (100 MHz operation), Vcc=3.3V +/- 0.15V, TA = 0° to +70°C; JEDEC JESD8-A compliant. ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING TEMPERATURE RANGE (Unless otherwise noted) Symbol Parameter VOH Output Logic "1" Voltage VOL ILI ILO Test Conditions IDT72V3622 IDT72V3632 IDT72V3642 Commercial tCLK = 10(1), 15ns Min. Typ.(2) Max. 2.4 — — Unit VCC = 3.0V, IOH = –4 mA V Output Logic "0" Voltage VCC = 3.0V, IOL = 8 mA — — 0.5 V Input Leakage Current (Any Input) VCC = 3.6V, VI = VCC or 0 — — ±10 μA Output Leakage Current VCC = 3.6V, VO = VCC or 0 — — ±10 μA ICC2 Standby Current (with CLKA and CLKB running) VCC = 3.6V, VI = VCC - 0.2V or 0 — — 5 mA ICC3(3) Standby Current (no clocks running) VCC = 3.6V, VI = VCC - 0.2V or 0 — — 1 mA CIN Input Capacitance VI = 0, f = 1 MHz — 4 — pF Output Capacitance VO = 0, f = 1 MHZ — 8 — pF (3) (4) COUT (4) NOTES: 1. For 10ns speed grade only: VCC = 3.3V +/- 0.15V, TA = 0°° to +70°°C; JEDEC JESD8-A compliant. 2. All typical values are at VCC = 3.3V, TA = 25°°C. 3. For additional ICC information, see Figure 1, Typical Characteristics: Supply Current (ICC) vs. Clock Frequency (fS). 4. Characterized values, not currently tested. 5. Industrial temperature range is available by special order. 6 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 COMMERCIAL TEMPERATURE RANGE DETERMINING ACTIVE CURRENT CONSUMPTION AND POWER DISSIPATION The ICC(f) current for the graph in Figure 1 was taken while simultaneously reading and writing a FIFO on the IDT72V3622/72V3632/72V3642 with CLKA and CLKB set to fS. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero capacitance load. Once the capacitance load per data-output channel and the number of these device's inputs driven by TTL HIGH levels are known, the power dissipation can be calculated with the equation below. CALCULATING POWER DISSIPATION With ICC(f) taken from Figure 1, the maximum power dissipation (PT) of these FIFOs may be calculated by: PT = VCC x ICC(f) + Σ(CL x VCC2 X fo) N where: N CL fo = = = number of outputs = 36 output capacitance load switching frequency of an output 200 175 fdata = 1/2 fS TA = 25οC CL = 0 pF 150 VCC = 3.6V ICC(f) Supply Current mA VCC = 3.3V 125 VCC = 3.0V 100 75 50 25 0 0 10 20 30 40 50 60 70 80 90 100 4660 drw 03a fS Clock Frequency MHz Figure 1. Typical Characteristics: Supply Current (ICC) vs. Clock Frequency (fS) 7 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 COMMERCIAL TEMPERATURE RANGE TIMING REQUIREMENTS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING TEMPERATURE Commercial: VCC=3.3V± 0.30V; for 10ns (100 MHz) operation, VCC=3.3V ±0.15V; TA = 0ο C to +70ο C; JEDEC JESD8-A compliant Symbol IDT72V3622L10(1) IDT72V3632L10(1) IDT72V3642L10(1) Min. Max. Parameter fS Clock Frequency, CLKA or CLKB tCLK tCLKH IDT72V3622L15 IDT72V3632L15 IDT72V3642L15 Min. Max. Unit — 100 — 66.7 MHz Clock Cycle Time, CLKA or CLKB 10 — 15 — ns Pulse Duration, CLKA or CLKB HIGH 4.5 — 6 — ns tCLKL Pulse Duration, CLKA and CLKB LOW 4.5 — 6 — ns tDS Setup Time, A0-A35 before CLKA↑ and B0-B35 before CLKB↑ 3 — 4 — ns tENS1 Setup Time CSA before CLKA↑; CSB before CLKB↑ 4 — 4.5 — ns tENS2 Setup Time ENA, W/RA and MBA before CLKA↑; ENB, W/RB and MBB before CLKB↑ 3 — 4.5 — ns tRSTS Setup Time, RST1 or RST2 LOW before CLKA↑ or CLKB↑(2) tFSS Setup Time, FS0 and FS1 before RST1 and RST2 HIGH tFWS Setup Time, FWFT before CLKA↑ tDH tENH tRSTH Hold Time, RST1 or RST2 LOW after CLKA↑ or CLKB↑(2) tFSH Hold Time, FS0 and FS1 after RST1 and RST2 HIGH 2 — 2 — ns tSKEW1(3) Skew Time, between CLKA↑ and CLKB↑ for EFA/ORA, EFB/ORB, FFA/IRA, and FFB/IRB 7.5 — 7.5 — ns tSKEW2(3,4) Skew Time, between CLKA↑ and CLKB↑ for AEA, AEB, AFA, and AFB 12 — 12 — ns 5 — 5 — ns 7.5 — 7.5 — ns 0 — 0 — ns Hold Time, A0-A35 after CLKA↑ and B0-B35 after CLKB↑ 0.5 — 1 — ns Hold Time, CSA, W/RA, ENA, and MBA after CLKA↑; CSB, W/RB, ENB, and MBB after CLKB↑ 0.5 — 1 — ns 4 — 4 — ns NOTES: 1. For 10ns speed grade only: VCC = 3.3V +/- 0.15V, TA = 0°° to +70°°C; JEDEC JESD8-A compliant. 2. Requirement to count the clock edge as one of at least four needed to reset a FIFO. 3. Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle. 4. Design simulated, not tested. 5. Industrial temperature range is available by special order. 8 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 COMMERCIAL TEMPERATURE RANGE SWITCHING CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING TEMPERATURE, CL = 30 pF Commercial: VCC=3.3V± 0.30V; for 10ns (100 MHz) operation, VCC=3.3V ±0.15V; TA = 0ο C to +70ο C; JEDEC JESD8-A compliant Symbol IDT72V3622L10(1) IDT72V3632L10(1) IDT72V3642L10(1) Min. Max. Parameter IDT72V3622L15 IDT72V3632L15 IDT72V3642L15 Min. Max. Unit tA Access Time, CLKA↑ to A0-A35 and CLKB↑ to B0-B35 2 6.5 2 10 ns tWEF Propagation Delay Time, CLKA↑ to FFA/IRA and CLKB↑ to FFB/IRB 2 6.5 2 8 ns tREF Propagation Delay Time, CLKA↑ to EFA/ORA and CLKB↑ to EFB/ORB 1 6.5 1 8 ns tPAE Propagation Delay Time, CLKA↑ to AEA and CLKB↑ to AEB 1 6.5 1 8 ns tPAF Propagation Delay Time, CLKA↑ to AFA and CLKB↑ to AFB 1 6.5 1 8 ns tPMF Propagation Delay Time, CLKA↑ to MBF1 LOW or MBF2 HIGH and CLKB↑ to MBF2 LOW or MBF1 HIGH 0 6.5 0 8 ns tPMR Propagation Delay Time, CLKA↑ to B0-B35(2) and CLKB↑ to A0-A35(3) 2 8 2 10 ns tMDV Propagation Delay Time, MBA to A0-A35 valid and MBB to B0-B35 Valid 2 6.5 2 10 ns tRSF Propagation Delay Time, RST1 LOW to AEB LOW, AFA HIGH, and MBF1 HIGH, and RST2 LOW to AEA LOW, AFB HIGH, and MBF2 HIGH 1 10 1 15 ns tEN Enable Time, CSA and W/RA LOW to A0-A35 Active and CSB LOW and W/RB HIGH to B0-B35 Active 2 6 2 10 ns tDIS Disable Time, CSA or W/RA HIGH to A0-A35 at high-impedance and CSB HIGH or W/RB LOW to B0-B35 at high-impedance 1 6 1 8 ns NOTES: 1. For 10ns speed grade only: VCC = 3.3V +/- 0.15V, TA = 0°° to +70°°C; JEDEC JESD8-A compliant. 2. Writing data to the mail1 register when the B0-B35 outputs are active and MBB is HIGH. 3. Writing data to the mail2 register when the A0-A35 outputs are active and MBA is HIGH. 4. Industrial temperature range is available by special order. 9 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 COMMERCIAL TEMPERATURE RANGE SIGNAL DESCRIPTION RESET After power up, a Master Reset operation must be performed by providing a LOW pulse to RST1 and RST2 simultaneously. Afterwards, the FIFO memories of the IDT72V3622/72V3632/72V3642 are reset separately by taking their Reset (RST1, RST2) inputs LOW for at least four port-A Clock (CLKA) and four port-B Clock (CLKB) LOW-to-HIGH transitions. The Reset inputs can switch asynchronously to the clocks. A FIFO reset initializes the internal read and write pointers and forces the Input Ready flag (IRA, IRB) LOW, the Output Ready flag (ORA, ORB) LOW, the Almost-Empty flag (AEA, AEB) LOW, and the Almost-Full flag (AFA, AFB) HIGH. Resetting a FIFO also forces the Mailbox Flag (MBF1, MBF2) of the parallel mailbox register HIGH. After a FIFO is reset, its Input Ready flag is set HIGH after two clock cycles to begin normal operation. A LOW-to-HIGH transition on a FIFO Reset (RST1, RST2) input latches the value of the Flag Select (FS0, FS1) inputs for choosing the Almost-Full and Almost-Empty offset programming method. (For details see Table 1, Flag Programming, and the Programming the Almost-Empty and Almost-Full Flags section). The relevant FIFO Reset timing diagram can be found in Figure 2. FIRST WORD FALL THROUGH (FWFT) After Master Reset, the FWFT select function is active, permitting a choice between two possible timing modes: IDT Standard mode or First Word Fall Through (FWFT) mode. Once the Reset (RST1, RST2) input is HIGH, a HIGH on the FWFT input during the next LOW-to-HIGH transition of CLKA (for FIFO1) and CLKB (for FIFO2) will select IDT Standard mode. This mode uses the Empty Flag function (EFA, EFB) to indicate whether or not there are any words present in the FIFO memory. It uses the Full Flag function (FFA, FFB) to indicate whether or not the FIFO memory has any free space for writing. In IDT Standard mode, every word read from the FIFO, including the first, must be requested using a formal read operation. Once the Reset (RST1, RST2) input is HIGH, a LOW on the FWFT input during the next LOW-to-HIGH transition of CLKA (for FIFO1) and CLKB (for FIFO2) will select FWFT mode. This mode uses the Output Ready function (ORA, ORB) to indicate whether or not there is valid data at the data outputs (A0-A35 or B0-B35). It also uses the Input Ready function (IRA, IRB) to indicate whether or not the FIFO memory has any free space for writing. In the FWFT mode, the first word written to an empty FIFO goes directly to data outputs, no read request necessary. Subsequent words must be accessed by performing a formal read operation. Following Reset, the level applied to the FWFT input to choose the desired timing mode must remain static throughout FIFO operation. Refer to Figure 2 (Reset) for a First Word Fall Through select timing diagram. ALMOST-EMPTY FLAG AND ALMOST-FULL FLAG OFFSET PROGRAMMING Four registers in these devices are used to hold the offset values for the Almost-Empty and Almost-Full flags. The port B Almost-Empty flag (AEB) Offset register is labeled X1 and the port A Almost-Empty flag (AEA) Offset register is labeled X2. The port A Almost-Full flag (AFA) Offset register is labeled Y1 and the port B Almost-Full flag (AFB) Offset register is labeled Y2. The index of each register name corresponds to its FIFO number. The offset registers can be loaded with preset values during the reset of a FIFO or they can be programmed from port A (see Table 1). FS0 and FS1 function the same way in both IDT Standard and FWFT modes. — PRESET VALUES To load the FIFO's Almost-Empty flag and Almost-Full flag Offset registers with one of the three preset values listed in Table 1, at least one of the flag select inputs must be HIGH during the LOW-to-HIGH transition of its reset input. For example, to load the preset value of 64 into X1 and Y1, FS0 and FS1 must be HIGH when FlFO1 Reset (RST1) returns HIGH. Flag offset registers associated with FIFO2 are loaded with one of the preset values in the same way with FIFO2 Reset (RST2) toggled simultaneously with FIFO1 Reset (RST1). For preset value loading timing diagram, see Figure 2. — PARALLEL LOAD FROM PORT A To program the X1, X2, Y1, and Y2 registers from port A, both FlFOs should be reset simultaneously with FS0 and FS1 LOW during the LOW-to-HIGH transition of the Reset inputs. After this reset is complete, the first four writes to FIFO1 do not store data in the FIFO memory but load the offset registers in the order Y1, X1, Y2, X2. The port A data inputs used by the offset registers are (A7-A0), (A8-A0), or (A9-A0) for the IDT72V3622, IDT72V3632, or IDT72V3642, respectively. The highest numbered input is used as the most significant bit of the binary number in each case. Valid programming values for the registers ranges from 1 to 252 for the IDT72V3622; 1 to 508 for the IDT72V3632; and 1 to 1,020 for the IDT72V3642. After all the offset registers are programmed from port A, the port B Full/Input Ready flag (FFB/IRB) is set HIGH, and both FIFOs begin normal operation. See Figure 3 for relevant offset register parallel programming timing diagram. TABLE 1 — FLAG PROGRAMMING FS1 FS0 RST1 RST2 X1 AND Y1 REGlSTERS(1) X2 AND Y2 REGlSTERS(2) H H ↑ X 64 X H H X ↑ X 64 H L ↑ X 16 X H L X ↑ X 16 L H ↑ X 8 X L H X ↑ X 8 L L ↑ ↑ Parallel programming via Port A Parallel programming via Port A NOTES: 1. X1 register holds the offset for AEB; Y1 register holds the offset for AFA. 2. X2 register holds the offset for AEA; Y2 register holds the offset for AFB. 10 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 COMMERCIAL TEMPERATURE RANGE and are not related to high-impedance control of the data outputs. If a port enable is LOW during a clock cycle, the port’s Chip Select and Write/Read select may change states during the setup and hold time window of the cycle. When operating the FIFO in FWFT mode and the Output Ready flag is LOW, the next word written is automatically sent to the FIFO’s output register by the LOW-to-HIGH transition of the port clock that sets the Output Ready flag HIGH. When the Output Ready flag is HIGH, subsequent data is clocked to the output registers only when a read is selected using the port’s Chip Select, Write/Read select, Enable, and Mailbox select. When operating the FIFO in IDT Standard mode, the first word will cause the Empty Flag to change state on the second LOW-to-HIGH transition of the Read Clock. The data word will not be automatically sent to the output register. Instead, data residing in the FIFO's memory array is clocked to the output register only when a read is selected using the port’s Chip Select, Write/Read select, Enable, and Mailbox select. FIFO WRITE/READ OPERATION The state of the port A data (A0-A35) outputs is controlled by port A Chip Select (CSA) and port A Write/Read select (W/RA). The A0-A35 outputs are in the high-impedance state when either CSA or W/RA is HIGH. The A0-A35 outputs are active when both CSA and W/RA are LOW. Data is loaded into FIFO1 from the A0-A35 inputs on a LOW-to-HIGH transition of CLKA when CSA is LOW, W/RA is HIGH, ENA is HIGH , MBA is LOW, and FFA/IRA is HIGH. Data is read from FIFO2 to the A0-A35 outputs by a LOW-to-HIGH transition of CLKA when CSA is LOW, W/RA is LOW, ENA is HIGH, MBA is LOW, and EFA/ORA is HIGH (see Table 2). FIFO reads and writes on port A are independent of any concurrent port B operation. Write and Read cycle timing diagrams for Port A can be found in Figure 4 and 7. The port B control signals are identical to those of port A with the exception that the port B Write/Read select (W/RB) is the inverse of the port A Write/Read select (W/RA). The state of the port B data (B0-B35) outputs is controlled by the port B Chip Select (CSB) and port B Write/Read select (W/RB). The B0-B35 outputs are in the high-impedance state when either CSB is HIGH or W/RB is LOW. The B0-B35 outputs are active when CSB is LOW and W/RB is HIGH. Data is loaded into FIFO2 from the B0-B35 inputs on a LOW-to-HIGH transition of CLKB when CSB is LOW, W/RB is LOW, ENB is HIGH, MBB is LOW, and FFB/IRB is HIGH. Data is read from FIFO1 to the B0-B35 outputs by a LOW-to-HIGH transition of CLKB when CSB is LOW, W/RB is HIGH, ENB is HIGH, MBB is LOW, and EFB/ORB is HIGH (see Table 3) . FIFO reads and writes on port B are independent of any concurrent port A operation. Write and Read cycle timing diagrams for Port B can be found in Figure 5 and 6. The setup and hold time constraints to the port Clocks for the port Chip Selects and Write/Read selects are only for enabling write and read operations SYNCHRONIZED FIFO FLAGS Each FIFO is synchronized to its port clock through at least two flip-flop stages. This is done to improve flag signal reliability by reducing the probability of metastable events when CLKA and CLKB operate asynchronously to one another. EFA/ORA, AEA, FFA/IRA, and AFA are synchronized to CLKA. EFB/ORB, AEB, FFB/IRB, and AFB are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2. EMPTY/OUTPUT READY FLAGS (EFA/ORA, EFB/ORB) These are dual purpose flags. In the FWFT mode, the Output Ready (ORA, ORB) function is selected. When the Output Ready flag is HIGH, TABLE 2 — PORT A ENABLE FUNCTION TABLE CSA W/RA ENA MBA CLKA Data A (A0-A35) I/O Port Function H X X X X High-Impedance None L H L X X Input None L H H L ↑ Input FIFO1 write L H H H ↑ Input Mail1 write L L L L X Output None L L H L ↑ Output FIFO2 read L L L H X Output None L L H H ↑ Output Mail2 read (set MBF2 HIGH) TABLE 3 — PORT B ENABLE FUNCTION TABLE CSB W/RB ENB MBB CLKB Data B (B0-B35) I/O Port Function H X X X X High-Impedance None L L L X X Input None L L H L ↑ Input FIFO2 write L L H H ↑ Input Mail2 write L H L L X Output None L H H L ↑ Output FIFO1 read L H L H X Output None L H H H ↑ Output Mail1 read (set MBF1 HIGH) 11 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 COMMERCIAL TEMPERATURE RANGE new data is present in the FIFO output register. When the Output Ready flag is LOW, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored. In the IDT Standard mode, the Empty Flag (EFA, EFB) function is selected. When the Empty Flag is HIGH, data is available in the FIFO’s RAM for reading to the output register. When the Empty Flag is LOW, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored. The Empty/Output Ready flag of a FIFO is synchronized to the port clock that reads data from its array. For both the FWFT and IDT Standard modes, the FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an Output Ready flag monitors a write pointer and read pointer comparator that indicates when the FIFO memory status is empty, empty+1, or empty+2. In FWFT mode, from the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of the Output Ready flag synchronizing clock. Therefore, an Output Ready flag is LOW if a word in memory is the next data to be sent to the FlFO output register and three cycles of the port Clock that reads data from the FIFO have not elapsed since the time the word was written. The Output Ready flag of the FIFO remains LOW until the third LOW-to-HIGH transition of the synchronizing clock occurs, simultaneously forcing the Output Ready flag HIGH and shifting the word to the FIFO output register. In IDT Standard mode, from the time a word is written to a FIFO, the Empty Flag will indicate the presence of data available for reading in a minimum of two cycles of the Empty Flag synchronizing clock. Therefore, an Empty Flag is LOW if a word in memory is the next data to be sent to the FlFO output register and two cycles of the port Clock that reads data from the FIFO have not elapsed since the time the word was written. The Empty Flag of the FIFO remains LOW until the second LOW-to-HIGH transition of the synchronizing clock occurs, forcing the Empty Flag HIGH; only then can data be read. A LOW-to-HIGH transition on an Empty/Output Ready flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time tSKEW1 or greater after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 8 through 11 for EFA/ORA and EFB/ORB timing diagrams). FULL/INPUT READY FLAGS (FFA/IRA, FFB/IRB) This is a dual purpose flag. In FWFT mode, the Input Ready (IRA and IRB) function is selected. In IDT Standard mode, the Full Flag (FFA and FFB) function is selected. For both timing modes, when the Full/Input Ready flag is HIGH, a memory location is free in the FIFO to receive new data. No memory locations are free when the Full/Input Ready flag is LOW and attempted writes to the FIFO are ignored. TABLE 4 — FIFO1 FLAG OPERATION (IDT STANDARD AND FWFT MODES) Synchronized to CLKB Number of Words in FIFO(1,2) IDT72V3622(3) IDT72V3632(3) IDT72V3642(3) EFB/ORB Synchronized to CLKA AEB AFA FFA/IRA 0 0 0 L L H H 1 to X1 1 to X1 1 to X1 H L H H (X1+1) to [256-(Y1+1)] (X1+1) to [512-(Y1+1)] (X1+1) to [1,024-(Y1+1)] H H H H (256-Y1) to 255 (512-Y1) to 511 (1,024-Y1) to 1,023 H H L H 256 512 1,024 H H L L NOTES: 1. When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free. 2. Data in the output register does not count as a "word in FIFO memory". Since in FWFT mode, the first word written to an empty FIFO goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count. 3. X1 is the Almost-Empty offset for FIFO1 used by AEB. Y1 is the Almost-Full offset for FIFO1 used by AFA. Both X1 and Y1 are selected during a reset of FIFO1 or programmed from port A. 4. The ORB and IRA functions are active during FWFT mode; the EFB and FFA functions are active in IDT Standard mode. TABLE 5 — FIFO2 FLAG OPERATION (IDT STANDARD AND FWFT MODES) Synchronized to CLKA Number of Words in FIFO(1,2) Synchronized to CLKB IDT72V3622(3) IDT72V3632(3) IDT72V3642(3) EFA/ORA AEA AFB FFB/IRB 0 0 0 L L H H 1 to X2 1 to X2 1 to X2 H L H H (X2+1) to [256-(Y2+1)] (X2+1) to [512-(Y2+1)] (X2+1) to [1,024-(Y2+1)] H H H H (256-Y2) to 255 (512-Y2) to 511 (1,024-Y2) to 1,023 H H L H 256 512 1,024 H H L L NOTES: 1. When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free. 2. Data in the output register does not count as a "word in FIFO memory". Since in FWFT mode, the first word written to an empty FIFO goes unrequested to the output register (no read operation necessary), it is not included in the FIFO memory count. 3. X2 is the Almost-Empty offset for FIFO2 used by AEA. Y2 is the Almost-Full offset for FIFO2 used by AFB. Both X2 and Y2 are selected during a reset of FIFO2 or programmed from port A. 4. The ORA and IRB functions are active during FWFT mode; the EFA and FFB functions are active in IDT Standard mode. 12 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 COMMERCIAL TEMPERATURE RANGE full state is defined by the contents of register Y1 for AFA and register Y2 for AFB. These registers are loaded with preset values during a FlFO reset or programmed from port A (see Almost-Empty flag and AlmostFull flag offset programming section). An Almost-Full flag is LOW when the number of words in its FIFO is greater than or equal to (256-Y), (512Y), or (1,024-Y) for the IDT72V3622, IDT72V3632, or IDT72V3642 respectively. An Almost-Full flag is HIGH when the number of words in its FIFO is less than or equal to [256-(Y+1)], [512-(Y+1)], or [1,024-(Y+1)] for the IDT72V3622, IDT72V3632, or IDT72V3642 respectively. Note that a data word present in the FIFO output register has been read from memory. Two LOW-to-HIGH transitions of the Almost-Full flag synchronizing clock are required after a FIFO read for its Almost-Full flag to reflect the new level of fill. Therefore, the Almost-Full flag of a FIFO containing [256/512/1,024-(Y+1)] or less words remains LOW if two cycles of its synchronizing clock have not elapsed since the read that reduced the number of words in memory to [256/ 512/1,024-(Y+1)]. An Almost-Full flag is set HIGH by the second LOW-to-HIGH transition of its synchronizing clock after the FIFO read that reduces the number of words in memory to [256/512/1,024-(Y+1)]. A LOW-to-HIGH transition of an Almost-Full flag synchronizing clock begins the first synchronization cycle if it occurs at time tSKEW2 or greater after the read that reduces the number of words in memory to [256/512/1,024-(Y+1)]. Otherwise, the subsequent synchronizing clock cycle may be the first synchronization cycle (see Figures 18 and 19). The Full/Input Ready flag of a FlFO is synchronized to the port clock that writes data to its array. For both FWFT and IDT Standard modes, each time a word is written to a FIFO, its write pointer is incremented. The state machine that controls a Full/Input Ready flag monitors a write pointer and read pointer comparator that indicates when the FlFO memory status is full, full-1, or full-2. From the time a word is read from a FIFO, its previous memory location is ready to be written to in a minimum of two cycles of the Full/Input Ready flag synchronizing clock. Therefore, a Full/Input Ready flag is LOW if less than two cycles of the Full/Input Ready flag synchronizing clock have elapsed since the next memory write location has been read. The second LOW-to-HIGH transition on the Full/Input Ready flag synchronizing clock after the read sets the Full/Input Ready flag HIGH. A LOW-to-HIGH transition on a Full/Input Ready flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time tSKEW1 or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 12 through 15 for FFA/IRA and FFB/IRB timing diagrams). ALMOST-EMPTY FLAGS (AEA, AEB) The Almost-Empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an Almost-Empty flag monitors a write pointer and read pointer comparator that indicates when the FIFO memory status is almost-empty, almost-empty+1, or almost-empty+2. The almost-empty state is defined by the contents of register X1 for AEB and register X2 for AEA. These registers are loaded with preset values during a FIFO reset or programmed from port A (see Almost-Empty flag and Almost-Full flag offset programming section). An Almost-Empty flag is LOW when its FIFO contains X or less words and is HIGH when its FIFO contains (X+1) or more words. A data word present in the FIFO output register has been read from memory. Two LOW-to-HIGH transitions of the Almost-Empty flag synchronizing clock are required after a FIFO write for its Almost-Empty flag to reflect the new level of fill. Therefore, the Almost-Full flag of a FIFO containing (X+1) or more words remains LOW if two cycles of its synchronizing clock have not elapsed since the write that filled the memory to the (X+1) level. An Almost-Empty flag is set HIGH by the second LOW-to-HIGH transition of its synchronizing clock after the FIFO write that fills memory to the (X+1) level. A LOW-to-HIGH transition of an Almost-Empty flag synchronizing clock begins the first synchronization cycle if it occurs at time tSKEW2 or greater after the write that fills the FIFO to (X+1) words. Otherwise, the subsequent synchronizing clock cycle may be the first synchronization cycle. (See Figures 16 and 17). MAILBOX REGISTERS Each FIFO has a 36-bit bypass register to pass command and control information between port A and port B without putting it in queue. The Mailbox select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A LOW-to-HIGH transition on CLKA writes A0-A35 data to the mail1 register when a port A Write is selected by CSA, W/RA, and ENA and with MBA HIGH. A LOW-to-HIGH transition on CLKB writes B0-B35 data to the mail2 register when a port B Write is selected by CSB, W/RB, and ENB and with MBB HIGH. Writing data to a mail register sets its corresponding flag (MBF1 or MBF2) LOW. Attempted writes to a mail register are ignored while the mail flag is LOW. When data outputs of a port are active, the data on the bus comes from the FIFO output register when the port Mailbox select input is LOW and from the mail register when the port mailbox select input is HIGH. The Mail1 Register Flag (MBF1) is set HIGH by a LOW-to-HIGH transition on CLKB when a port B Read is selected by CSB, W/RB, and ENB and with MBB HIGH. The Mail2 Register Flag (MBF2) is set HIGH by a LOW-to-HIGH transition on CLKA when a port A read is selected by CSA, W/RA, and ENA and with MBA HIGH. The data in a mail register remains intact after it is read and changes only when new data is written to the register. For mail register and Mail Register Flag timing diagrams, see Figure 20 and 21. ALMOST-FULL FLAGS (AFA, AFB) The Almost-Full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an Almost-Full flag monitors a write pointer and read pointer comparator that indicates when the FIFO memory status is almost-full, almost-full-1, or almost-full-2. The almost- 13 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 COMMERCIAL TEMPERATURE RANGE CLKA tRSTH CLKB tRSTS tFSS tFSH RST1 tFWS FWFT 0,1 FS1,FS0 tWFF tWFF FFA/IRA tREF EFB/ORB tRSF AEB tRSF AFA tRSF MBF1 4660 drw 04 NOTES: 1. FIFO2 is reset in the same manner to load X2 and Y2 with a preset value. 2. If FWFT is HIGH, then EFB/ORB will go LOW one CLKB cycle earlier than in this case where FWFT is LOW. Figure 2. FIFO1 Reset and Loading X1 and Y1 with a Preset Value of Eight(1) (IDT Standard and FWFT Modes) CLKA 4 tFSS 1 2 RST1, RST2 tFSH FS1,FS0 0,0 tWFF FFA/IRA tENS2 tSKEW1(1) tENH ENA tDS tDH A0 - A35 AFA Offset (Y1) AEB Offset (X1) CLKB AFB Offset (Y2) First Word to FIFO1 AEA Offset (X2) 1 2 tWFF FFB/IRB 4660 drw 05 NOTES: 1. tSKEW1 is the minimum time between the rising CLKA edge and a rising CLKB edge for FFB/IRB to transition HIGH in the next cycle. If the time between the rising edge of CLKA and rising edge of CLKB is less than tSKEW1, then FFB/IRB may transition HIGH one CLKB cycle later than shown. 2. CSA = LOW, W/RA = HIGH, MBA = LOW. It is not necessary to program offset register on consecutive clock cycles. Figure 3. Parallel Programming of the Almost-Full Flag and Almost-Empty Flag Offset Values after Reset (IDT Standard and FWFT Modes) 14 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 COMMERCIAL TEMPERATURE RANGE tCLK tCLKL tCLKH CLKA FFA/IRA HIGH tENS1 tENH CSA tENS2 tENH tENS2 tENH tENS2 tENH W/RA MBA tENS2 tENH tENS2 tENH ENA tDH tDS W1(1) A0 - A35 W2 (1) No Operation 4660 drw 06 NOTE: 1. Written to FIFO1. Figure 4. Port A Write Cycle Timing for FIFO1 (IDT Standard and FWFT Modes) tCLK tCLKH tCLKL CLKB FFB/IRB HIGH CSB tENS1 tENS2 tENH tENH W/RB tENS2 tENH MBB tENS2 tENH tENS2 tENH tENS2 tENH ENB B0 - B35 tDS W1(1) tDH W2(1) No Operation 4660 drw 07 NOTE: 1. Written to FIFO2. Figure 5. Port B Write Cycle Timing for FIFO2 (IDT Standard and FWFT Modes) 15 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 COMMERCIAL TEMPERATURE RANGE tCLK tCLKH tCLKL CLKB EFB/ORB HIGH CSB W/RB tENS2 MBB tENH tENS2 tENH tENS2 tENH ENB tMDV tA tEN B0-B35 tA W1(1) Previous Data (IDT Standard Mode) OR tMDV tEN B0-B35 tA tDIS W2 (1) tDIS tA W1(1) (FWFT Mode) No Operation W2(1) W3 (1) 4660 drw 08 NOTE: 1. Read From FIFO1. Figure 6. Port B Read Cycle Timing for FIFO1 (IDT Standard and FWFT Modes) tCLK tCLKH tCLKL CLKA EFA/ORA HIGH CSA W/RA tENS2 MBA tENH tENS2 tENH tENH tENS2 ENA tDMV A0-A35 tEN (Standard Mode) OR A0-A35 (FWFT Mode) tEN tA tA Previous Data tMDV No Operation tDIS tA tA W2 W1 (1) tDIS W2 (1) W1(1) (1) W3 (1) 4660 drw 09 NOTE: 1. Read From FIFO2. Figure 7. Port A Read Cycle Timing for FIFO2 (IDT Standard and FWFT Modes) 16 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 COMMERCIAL TEMPERATURE RANGE tCLKH tCLK tCLKL CLKA CSA LOW WRA HIGH tENS2 tENH tENS2 tENH tDS tDH MBA ENA IRA HIGH A0 - A35 W1 tSKEW1 CLKB (1) tCLKH 1 tCLK tCLKL 2 3 tREF ORB FIFO1Empty CSB LOW W/RB HIGH MBB LOW tREF tENS2 tENH ENB tA B0- B35 Old Data in FIFO1 Output Register W1 4660 drw 10 NOTE: 1. tSKEW1 is the minimum time between a rising CLKA edge and a rising CLKB edge for ORB to transition HIGH and to clock the next word to the FIFO1 output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than tSKEW1, then the transition of ORB HIGH and load of the first word to the output register may occur one CLKB cycle later than shown. Figure 8. ORB Flag Timing and First Data Word Fall Through when FIFO1 is Empty (FWFT Mode) 17 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 COMMERCIAL TEMPERATURE RANGE tCLK tCLKH tCLKL CLKA CSA LOW WRA HIGH tENS2 tENH tENS2 tENH tDS tDH MBA ENA FFA HIGH A0-A35 W1 (1) tSKEW1 CLKB tCLK tCLKH tCLKL 1 2 tREF EFB FIFO1 Empty CSB LOW W/RB HIGH MBB LOW tENS2 tREF tENH ENB tA W1 B0-B35 4660 drw 11 NOTE: 1. tSKEW1 is the minimum time between a rising CLKA edge and a rising CLKB edge for EFB to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tSKEW1, then the transition of EFB HIGH may occur one CLKB cycle later than shown. Figure 9. EFB Flag Timing and First Data Read Fall Through when FIFO1 is Empty (IDT Standard Mode) 18 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 COMMERCIAL TEMPERATURE RANGE tCLK tCLKH tCLKL CLKB CSB LOW W/RB LOW tENS2 tENH tENS2 tENH MBB ENB IRB HIGH tDS B0 - B35 tDH W1 (1) tSKEW1 CLKA tCLKH 1 tCLK tCLKL 2 3 tREF tREF ORA FIFO2 Empty CSA LOW W/RA LOW MBA LOW tENS2 tENH ENA tA A0- A35 Old Data in FIFO2 Output Register W1 4660 drw 12 NOTE: 1. tSKEW1 is the minimum time between a rising CLKB edge and a rising CLKA edge for ORA to transition HIGH and to clock the next word to the FIFO2 output register in three CLKA cycles. If the time between the rising CLKB edge and rising CLKA edge is less than tSKEW1, then the transition of ORA HIGH and load of the first word to the output register may occur one CLKA cycle later than shown. Figure 10. ORA Flag Timing and First Data Word Fall Through when FIFO2 is Empty (FWFT Mode) 19 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 COMMERCIAL TEMPERATURE RANGE tCLK tCLKH tCLKL CLKB CSB LOW W/RB LOW tENS2 tENH tENS2 tENH tDS tDH MBB ENB FFB HIGH W1 B0-B35 (1) tSKEW1 CLKA tCLK tCLKH tCLKL 1 2 tREF EFA FIFO2 Empty CSA LOW W/RA LOW MBA LOW tENS2 tREF tENH ENA tA A0-A35 W1 4660 drw 13 NOTE: 1. tSKEW1 is the minimum time between a rising CLKB edge and a rising CLKA edge for EFA to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tSKEW1, then the transition of EFA HIGH may occur one CLKA cycle later than shown. Figure 11. EFA Flag Timing and First Data Read when FIFO2 is Empty (IDT Standard Mode) 20 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 COMMERCIAL TEMPERATURE RANGE tCLK tCLKH tCLKL CLKB CSB LOW W/RB MBB HIGH LOW tENS2 tENH ENB ORB B0- B35 HIGH tA Previous Word in FIFO1 Output Register Next Word From FIFO1 tSKEW1(1) tCLKH tCLK 1 CLKA tCLKL 2 tWEF IRA FIFO1 Full CSA LOW W/RA HIGH tWEF tENS2 tENH tENS2 tENH MBA ENA tDS tDH Write A0 - A35 To FIFO1 4660 drw 14 NOTE: 1. tSKEW1 is the minimum time between a rising CLKB edge and a rising CLKA edge for IRA to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tSKEW1, then IRA may transition HIGH one CLKA cycle later than shown. Figure 12. IRA Flag Timing and First Available Write when FIFO1 is Full (FWFT Mode) 21 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 tCLKH tCLK COMMERCIAL TEMPERATURE RANGE tCLKL CLKB CSB LOW W/RB MBB HIGH LOW tENS2 tENH ENB EFB B0-B35 HIGH tA Previous Word in FIFO1 Output Register tSKEW1(1) CLKA Next Word From FIFO1 tCLKH 1 tCLK tCLKL 2 tWFF tWFF FFA FIFO1 Full CSA LOW W/RA HIGH MBA tENS2 tENH tENS2 tENH ENA tDH tDS A0-A35 Write To FIFO1 4660 drw 15 NOTE: 1. tSKEW1 is the minimum time between a rising CLKB edge and a rising CLKA edge for FFA to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tSKEW1, then FFA may transition HIGH one CLKA cycle later than shown. Figure 13. FFA Flag Timing and First Available Write when FIFO1 is Full (IDT Standard Mode) 22 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 tCLKH tCLK COMMERCIAL TEMPERATURE RANGE tCLKL CLKA CSA LOW W/RA LOW MBA LOW tENS2 tENH ENA ORA A0- A35 HIGH tA Previous Word in FIFO2 Output Register tSKEW1(1) CLKB Next Word From FIFO2 tCLKH 1 tCLK tCLKL 2 tWEF IRB FIFO2 FULL CSB LOW tWEF W/RB LOW tENS2 tENH tENS2 tENH tDS tDH MBB ENB B0 - B35 Write To FIFO2 4660 drw 16 NOTE: 1. tSKEW1 is the minimum time between a rising CLKA edge and a rising CLKB edge for IRB to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tSKEW1, then IRB may transition HIGH one CLKB cycle later than shown. Figure 14. IRB Flag Timing and First Available Write when FIFO2 is Full (FWFT Mode) 23 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 tCLKH tCLK COMMERCIAL TEMPERATURE RANGE tCLKL CLKA CSA LOW W/RA MBA LOW LOW tENS2 tENH ENA EFA A0-A35 HIGH tA Previous Word in FIFO2 Output Register Next Word From FIFO2 tSKEW1(1) CLKB tCLKH 1 tCLK tCLKL 2 tWFF tWFF FFB FIFO2 Full CSB LOW W/RB LOW tENS2 tENH tENS2 tENH MBB ENB tDS B0-B35 tDH Write To FIFO2 4660 drw 17 NOTE: 1. tSKEW1 is the minimum time between a rising CLKA edge and a rising CLKB edge for FFB to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tSKEW1, then FFB may transition HIGH one CLKB cycle later than shown. Figure 15. FFB Flag Timing and First Available Write when FIFO2 is Full (IDT Standard Mode) CLKA tENS2 tENH ENA (1) tSKEW2 1 CLKB 2 tPAE tPAE AEB X1 Words in FIFO1 (X1+1) Words in FIFO1 tENS2 tENH ENB 4660 drw 18 NOTES: 1. tSKEW2 is the minimum time between a rising CLKA edge and a rising CLKB edge for AEB to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tSKEW2, then AEB may transition HIGH one CLKB cycle later than shown. 2. FIFO1 Write (CSA = LOW, W/RA = LOW, MBA = LOW), FIFO1 read (CSB = LOW, W/RB = HIGH, MBB = LOW). Data in the FIFO1 output register has been read from the FIFO. Figure 16. Timing for AEB when FIFO1 is Almost-Empty (IDT Standard and FWFT Modes) 24 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 COMMERCIAL TEMPERATURE RANGE CLKB tENS2 tENH ENB tSKEW2(1) 1 CLKA 2 tPAE tPAE AEA X2 Words in FIFO2 (X2+1) Words in FIFO2 tENS2 tENH ENA 4660 drw 19 NOTES: 1. tSKEW2 is the minimum time between a rising CLKB edge and a rising CLKA edge for AEA to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tSKEW2, then AEA may transition HIGH one CLKA cycle later than shown. 2. FIFO2 Write (CSB = LOW, W/RB = LOW, MBB = LOW), FIFO2 read (CSA = LOW, W/RA = LOW, MBA = LOW). Data in the FIFO2 output register has been read from the FIFO. Figure 17. Timing for AEA when FIFO2 is Almost-Empty (IDT Standard and FWFT Modes) (1) tSKEW2 1 CLKA tENS2 2 tENH ENA tPAF tPAF AFA (D-Y1) Words in FIFO1 [D-(Y1+1)] Words in FIFO1 CLKB tENS2 tENH ENB 4660 drw 20 NOTES: 1. tSKEW2 is the minimum time between a rising CLKA edge and a rising CLKB edge for AFA to transition HIGH in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tSKEW2, then AFA may transition HIGH one CLKA cycle later than shown. 2. FIFO1 Write (CSA = LOW, W/RA = HIGH, MBA = LOW), FIFO1 read (CSB = LOW, W/RB = HIGH, MBB = LOW). Data in the FIFO1 output register has been read from the FIFO. 3. D = Maximum FIFO Depth = 256 for the IDT72V3622, 512 for the IDT72V3632, 1,024 for the IDT72V3642. Figure 18. Timing for AFA when FIFO1 is Almost-Full (IDT Standard and FWFT Modes) 25 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 COMMERCIAL TEMPERATURE RANGE (1) tSKEW2 1 CLKB tENS2 2 tENH ENB tPAF AFB tPAF (D-Y2) Words in FIFO2 [D-(Y2+1)] Words in FIFO2 CLKA tENH tENS2 ENA 4660 drw 21 NOTES: 1. tSKEW2 is the minimum time between a rising CLKB edge and a rising CLKA edge for AFB to transition HIGH in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tSKEW2, then AFB may transition HIGH one CLKB cycle later than shown. 2. FIFO2 write (CSB = LOW, W/RB = LOW, MBB = LOW), FIFO2 read (CSA = LOW, W/RA = LOW, MBA = LOW). Data in the FIFO2 output register has been read from the FIFO. 3. D = Maximum FIFO Depth = 256 for the IDT72V3622, 512 for the IDT72V3632, 1,024 for the IDT72V3642. Figure 19. Timing for AFB when FIFO2 is Almost-Full (IDT Standard and FWFT Modes) CLKA tENS1 tENH CSA tENS1 tENH W/RA tENS2 tENH MBA tENS2 tENH ENA tDS W1 A0 - A35 tDH CLKB tPMF tPMF MBF1 CSB W/RB MBB tENS2 tENH ENB tEN B0 - B35 tMDV tPMR tDIS W1 (Remains valid in Mail1 Register after read) FIFO1 Output Register 4660 drw 22 Figure 20. Timing for Mail1 Register and MBF1 Flag (IDT Standard and FWFT Modes) 26 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 COMMERCIAL TEMPERATURE RANGE CLKB tENS1 tENH tENS1 tENH tENS2 tENH tENS2 tENH CSB W/RB MBB ENB tDS W1 B0-B35 tDH CLKA tPMF tPMF MBF2 CSA W/RA MBA tENS2 tENH ENA tEN tPMR tDIS tMDV W1 (Remains valid in Mail 2 Register after read) A0-A35 FIFO2 Output Register 4660 drw23 Figure 21. Timing for Mail2 Register and MBF2 Flag (IDT Standard and FWFT Modes) 27 IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 COMMERCIAL TEMPERATURE RANGE PARAMETER MEASUREMENT INFORMATION 3.3V 330 Ω From Output Under Test 30 pF 510 Ω (1) PROPAGATION DELAY LOAD CIRCUIT 3V Timing Input 1.5V High-Level Input GND tS tW 1.5V 1.5V 3V GND th 3V Data, Enable Input 1.5V 1.5V 3V Low-Level Input GND 1.5V 1.5V GND VOLTAGE WAVEFORMS SETUP AND HOLD TIMES VOLTAGE WAVEFORMS PULSE DURATIONS 3V Output Enable 1.5V tPLZ 1.5V tPZL GND ≈ 3V Input 1.5V Low-Level Output VOL tPZH VOH High-Level tPHZ Output 1.5V 3V 1.5V 1.5V tPD tPD GND VOH In-Phase Output 1.5V 1.5V ≈ OV VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES NOTE: 1. Includes probe and jig capacitance. Figure 22. Load Circuit and Voltage Waveforms 28 VOL 4660 drw 24 ORDERING INFORMATION XXXXXX Device Type X Power XX Speed X X Package X Process/ Temperature Range X BLANK 8 Tube or Tray Tape and Reel BLANK Commercial (0°C to +70°C) G Green PF Thin Quad Flat Pack (TQFP, PNG120) 10 15 Commercial Only L Low Power 72V3622 72V3632 72V3642 256 x 36 x 2 3.3V SyncBiFIFO™ 512 x 36 x 2 3.3V SyncBiFIFO™ 1,024 x 36 x 2 3.3V SyncBiFIFO™ Clock Cycle Time (tCLK) Speed in Nanoseconds 4660 drw 25 NOTE: 1. Industrial temperature range is available by special order. DATASHEET DOCUMENT HISTORY 12/19/2000 03/21/2001 08/01/2001 12/18/2001 02/10/2009 05/09/2013 05/15/2013 02/27/2015 pg. pgs. pgs. pg. pgs. pgs. pg. pgs. 11. 6 and 7. 6, 8, 9 and 29. 27. 1 and 29. 1-3, 6, 8, 9 and 29. 29. 2 and 29. CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com 29 for Tech Support: 408-360-1753 email: FIFOhelp@idt.com IMPORTANT NOTICE AND DISCLAIMER RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products. (Rev.1.0 Mar 2020) Corporate Headquarters Contact Information TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/ Trademarks Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. © 2020 Renesas Electronics Corporation. All rights reserved.