RC32434
IDTTM InterpriseTM Integrated
Communications Processor
Device Overview
PCI Interface
– 32-bit PCI revision 2.2 compliant
– Supports host or satellite operation in both master and target
modes
– Support for synchronous and asynchronous operation
– PCI clock supports frequencies from 16 MHz to 66 MHz
– PCI arbiter in Host mode: supports 6 external masters, fixed
priority or round robin arbitration
– I2O “like” PCI Messaging Unit
◆
Ethernet Interface
– 10 and 100 Mb/s ISO/IEC 8802-3:1996 compliant
– Supports MII or RMII PHY interface
– Supports 64 entry hash table based multicast address filtering
– 512 byte transmit and receive FIFOs
– Supports flow control functions outlined in IEEE Std. 802.3x1997
◆ DDR Memory Controller
– Supports up to 256MB of DDR SDRAM
– 1 chip select supporting 4 internal DDR banks
– Supports a 16-bit wide data port using x8 or x16 bit wide DDR
SDRAM devices
– Supports 64 Mb, 128 Mb, 256 Mb, 512 Mb, and 1Gb DDR
SDRAM devices
– Data bus multiplexing support allows interfacing to standard
DDR DIMMs and SODIMMs
– Automatic refresh generation
◆
The RC32434 is a member of the IDT™ Interprise™ family of PCI
integrated communications processors. It incorporates a high performance CPU core and a number of on-chip peripherals. The integrated
processor is designed to transfer information from I/O modules to main
memory with minimal CPU intervention, using a highly sophisticated
direct memory access (DMA) engine. All data transfers through the
RC32434 are achieved by writing data from an on-chip I/O peripheral to
main memory and then out to another I/O module.
Features
◆
32-bit CPU Core
– MIPS32 instruction set
– Cache Sizes: 8KB instruction and data caches, 4-Way set
associative, cache line locking, non-blocking prefetches
– 16 dual-entry JTLB with variable page sizes
– 3-entry instruction TLB
– 3-entry data TLB
– Max issue rate of one 32x16 multiply per clock
– Max issue rate of one 32x32 multiply every other clock
– CPU control with start, stop, and single stepping
– Software breakpoints support
– Hardware breakpoints on virtual addresses
– ICE Interface that is compatible with v2.5 of the EJTAG Specification
Block Diagram
MII/RMII
MIPS-32
CPU Core
ICE
EJTAG
MMU
D. Cache
I. Cache
Interrupt
Controller
I2C Bus
:
:
I2C
Controller
1 Ethernet
10/100
Interface
3 Counter
Timers
DMA
Controller
PMBus
DDR
(16-bit)
IPBusTM
DDR
Controllers
Memory & I/O
Controller
Bus/System
Integrity
Monitor
Memory &
Peripheral Bus (8-bit)
1 UART
(16550)
Serial Channel
GPIO
Interface
GPIO Pins
Arbiter
SPI
Controller
SPI Bus
PCI
Master/Target
Interface
PCI Arbiter
(Host Mode)
PCI Bus
IDT and the IDT logo are trademarks of Integrated Device Technology, Inc.
1 of 53
January 19, 2006
DSC 6214
IDT RC32434
Memory and Peripheral Device Controller
– Provides “glueless” interface to standard SRAM, Flash, ROM,
dual-port memory, and peripheral devices
– Demultiplexed address and data buses: 8-bit data bus, 26-bit
address bus, 4 chip selects, control for external data bus
buffers
Automatic byte gathering and scattering
– Flexible protocol configuration parameters: programmable
number of wait states (0 to 63), programmable postread/postwrite delay (0 to 31), supports external wait state generation,
supports Intel and Motorola style peripherals
– Write protect capability per chip select
– Programmable bus transaction timer generates warm reset
when counter expires
– Supports up to 64 MB of memory per chip select
◆ DMA Controller
– 6 DMA channels: two channels for PCI (PCI to Memory and
Memory to PCI), two channels for the Ethernet interface, and
two channels for memory to memory DMA operations
– Provides flexible descriptor based operation
– Supports unaligned transfers (i.e., source or destination
address may be on any byte boundary) with arbitrary byte
length
◆
Universal Asynchronous Receiver Transmitter (UART)
– Compatible with the 16550 and 16450 UARTs
– 16-byte transmit and receive buffers
– Programmable baud rate generator derived from the system
clock
– Fully programmable serial characteristics:
– 5, 6, 7, or 8 bit characters
– Even, odd or no parity bit generation and detection
– 1, 1-1/2 or 2 stop bit generation
– Line break generation and detection
– False start bit detection
– Internal loopback mode
◆ 2
I C-Bus
– Supports standard 100 Kbps mode as well as 400 Kbps fast
mode
– Supports 7-bit and 10-bit addressing
– Supports four modes: master transmitter, master receiver,
slave transmitter, slave receiver
◆
Additional General Purpose Peripherals
– Interrupt controller
– System integrity functions
– General purpose I/O controller
– Serial peripheral interface (SPI)
◆ Counter/Timers
– Three general purpose 32-bit counter timers
– Timers may be cascaded
– Selectable counter/timer clock source
◆
JTAG Interface
– Compatible with IEEE Std. 1149.1 - 1990
◆
CPU Execution Core
Core
The 32-bit CPU core is 100% compatible with the MIPS32 instruction
set architecture (ISA). Specifically, this device features the 4Kc CPU
core developed by MIPS Technologies Inc. (www.mips.com). This core
issues a single instruction per cycle, includes a five stage pipeline and is
optimized for applications that require integer arithmetic.
The CPU core includes 8 KB instruction and 8 KB data caches. Both
caches are 4-way set associative and can be locked on a per line basis,
which allows the programmer control over this precious on-chip memory
resource. The core also features a memory management unit (MMU).
The CPU core also incorporates an enhanced joint test access group
(EJTAG) interface that is used to interface to in-circuit emulator tools,
providing access to internal registers and enabling the part to be
controlled externally, simplifying the system debug process.
The use of this core allows IDT's customers to leverage the broad
range of software and development tools available for the MIPS architecture, including operating systems, compilers, and in-circuit emulators.
PCI Interface
The PCI interface on the RC32434 is compatible with version 2.2 of
the PCI specification. An on-chip arbiter supports up to six external bus
masters, supporting both fixed priority and rotating priority arbitration
schemes. The part can support both satellite and host PCI configurations, enabling the RC32434 to act as a slave controller for a PCI add-in
card application or as the primary PCI controller in the system. The PCI
interface can be operated synchronously or asynchronously to the other
I/O interfaces on the RC32434 device.
Ethernet Interface
The RC32434 has one Ethernet Channel supporting 10Mbps and
100Mbps speeds to provide a standard media independent interface
(MII or RMII), allowing a wide range of external devices to be connected
efficiently.
Double Data Rate Memory Controller
The RC32434 incorporates a high performance double data rate
(DDR) memory controller which supports x16 memory configurations up
to 256MB. This module provides all of the signals required to interface
to discrete memory devices, including a chip select, differential clocking
outputs and data strobes.
Memory and I/
I/O Controller
Controller
The RC32434 uses a dedicated local memory/IO controller including
a de-multiplexed 8-bit data and 26-bit address bus. It includes all of the
signals required to interface directly to a maximum of four Intel or
Motorola-style external peripherals.
2 of 53
January 19, 2006
IDT RC32434
DMA Controller
The DMA controller consists of 6 independent DMA channels, all of
which operate in exactly the same manner. The DMA controller off-loads
the CPU core from moving data among the on-chip interfaces, external
peripherals, and memory. The controller supports scatter/gather DMA
with no alignment restrictions, making it appropriate for communications
and graphics systems.
UART Interface
April 19, 2004: Added the I2C feature. In Table 20, pin L1 becomes
SDA and pin L2 becomes SCL.
May 25, 2004: In Table 9, signals MIIRXCLK and MIITXCLK, the Min
and Max values for Thigh/Tlow_9c were changed to 140 and 260
respectively and the Min and Max values for Thigh/Tlow_9d were
changed to 14.0 and 26.0 respectively.
December 8, 2005: In Table 18, corrected error for Capacitance Max
value from 8.0 to 10.5.
The RC32434 contains a serial channel (UART) that is compatible
with the industry standard 16550 UART.
January 19, 2006: Removed all references to NVRAM.
I2C Interface
The standard I2C interface allows the RC32434 to connect to a
number of standard external peripherals for a more complete system
solution. The RC32434 supports both master and slave operations.
General Purpose I/O Controller
The RC32434 has 14 general purpose input/output pins. Each pin
may be used as an active high or active low level interrupt or nonmaskable interrupt input, and each signal may be used as a bit input or
output port.
System Integrity Functions
The RC32434 contains a programmable watchdog timer that generates a non-maskable interrupt (NMI) when the counter expires and also
contains an address space monitor that reports errors in response to
accesses to undecoded address regions.
Thermal
Thermal Considerations
The RC32434 is guaranteed in an ambient temperature range of 0°
to +70° C for commercial temperature devices and - 40° to +85° for
industrial temperature devices.
Revision History
Histor y
November 3, 2003: Initial publication. Preliminary Information.
December 15, 2003: Final version. In Table 7, changed maximum
value for Tskew in 266MHz category and changed values for Tdo in all
speed grades for signals DDRADDR, etc. In Table 8, changed minimum
values in all speed grades for all Tdo signals and for Tsu and Tzd in
MDATA[7:0]. In Table 16, added reference to Power Considerations
document. In Table 17, added 2 rows under PCI and Notes 1 and 2.
January 5, 2004: In Table 19, Pin F6 was changed from Vcc I/O to
Vss. In Table 23, pin F6 was deleted from the Vcc I/O row and added to
the Vss row.
January 27, 2004: In Table 3, revised description for MADDR[3:0]
and changed 4096 cycles to 4000 for MADDR[7]. (Note: MADDR was
incorrectly labeled as MDATA in previous data sheet.)
March 29, 2004: Added Standby mode to Table 16, Power
Consumption.
3 of 53
January 19, 2006
IDT RC32434
Pin Description Table
The following table lists the functions of the pins provided on the RC32434. Some of the functions listed may be multiplexed onto the same pin.
The active polarity of a signal is defined using a suffix. Signals ending with an “N” are defined as being active, or asserted, when at a logic zero
(low) level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, when at a logic one (high) level.
Signal
Type
Name/Description
Memory and Peripheral Bus
BDIRN
O
External Buffer Direction. Controls the direction of the external data bus buffer
for the memory and peripheral bus. If the RC32434 memory and peripheral bus
is connected to the A side of a transceiver, such as an IDT74FCT245, then this
pin may be directly connected to the direction control (e.g., BDIR) pin of the
transceiver.
BOEN
O
External Buffer Enable. This signal provides an output enable control for an
external buffer on the memory and peripheral data bus.
WEN
O
Write Enables. This signal is the memory and peripheral bus write enable signal.
CSN[3:0]
O
Chip Selects. These signals are used to select an external device on the memory and peripheral bus.
MADDR[21:0]
O
Address Bus. 22-bit memory and peripheral bus address bus.
MADDR[25:22] are available as GPIO alternate functions.
MDATA[7:0]
I/O
Data Bus. 8-bit memory and peripheral data bus. During a cold reset, these pins
function as inputs that are used to load the boot configuration vector.
OEN
O
Output Enable. This signal is asserted when data should be driven by an external device on the memory and peripheral bus.
RWN
O
Read Write. This signal indicates whether the transaction on the memory and
peripheral bus is a read transaction or a write transaction. A high level indicates
a read from an external device. A low level indicates a write to an external
device.
WAITACKN
I
Wait or Transfer Acknowledge. When configured as wait, this signal is
asserted during a memory and peripheral bus transaction to extend the bus
cycle. When configured as a transfer acknowledge, this signal is asserted during
a transaction to signal the completion of the transaction.
DDRADDR[13:0]
O
DDR Address Bus. 14-bit multiplexed DDR address bus. This bus is used to
transfer the addresses to the DDR devices.
DDRBA[1:0]
O
DDR Bank Address. These signals are used to transfer the bank address to the
DDRs.
DDRCASN
O
DDR Column Address Strobe. This signal is asserted during DDR transactions.
DDRCKE
O
DDR Clock Enable. The DDR clock enable signal is asserted during normal
DDR operation. This signal is negated following a cold reset or during a power
down operation.
DDRCKN
O
DDR Negative DDR clock. This signal is the negative clock of the differential
DDR clock pair.
DDR Bus
Table 1 Pin Description (Part 1 of 6)
4 of 53
January 19, 2006
IDT RC32434
Signal
Type
Name/Description
DDRCKP
O
DDR Positive DDR clock. This signal is the positive clock of the differential
DDR clock pair.
DDRCSN
O
DDR Chip Selects. This active low signal is used to select DDR device(s) on
the DDR bus.
DDRDATA[15:0]
I/O
DDR Data Bus. 16-bit DDR data bus is used to transfer data between the
RC32434 and the DDR devices. Data is transferred on both edges of the clock.
DDRDM[1:0]
O
DDR Data Write Enables. Byte data write enables are used to enable specific
byte lanes during DDR writes.
DDRDM[0] corresponds to DDRDATA[7:0]
DDRDM[1] corresponds to DDRDATA[15:8]
DDRDQS[1:0]
I/O
DDR Data Strobes. DDR byte data strobes are used to clock data between
DDR devices and the RC32434. These strobes are inputs during DDR reads
and outputs during DDR writes.
DDRDQS[0] corresponds to DDRDATA[7:0]
DDRDQS[1] corresponds to DDRDATA[15:8]
DDRRASN
O
DDR Row Address Strobe. The DDR row address strobe is asserted during
DDR transactions.
DDRVREF
I
DDR Voltage Reference. SSTL_2 DDR voltage reference is generated by an
external source.
DDRWEN
O
DDR Write Enable. DDR write enable is asserted during DDR write transactions.
PCIAD[31:0]
I/O
PCI Multiplexed Address/Data Bus. Address is driven by a bus master during
initial PCIFRAMEN assertion. Data is then driven by the bus master during
writes or by the bus target during reads.
PCICBEN[3:0]
I/O
PCI Multiplexed Command/Byte Enable Bus. PCI commands are driven by
the bus master during the initial PCIFRAMEN assertion. Byte enable signals are
driven by the bus master during subsequent data phase(s).
PCI Bus
PCICLK
I
PCI Clock. Clock used for all PCI bus transactions.
PCIDEVSELN
I/O
PCI Device Select. This signal is driven by a bus target to indicate that the target has decoded the address as one of its own address spaces.
PCIFRAMEN
I/O
PCI Frame. Driven by a bus master. Assertion indicates the beginning of a bus
transaction. Negation indicates the last data.
PCIGNTN[3:0]
I/O
PCI Bus Grant.
In PCI host mode with internal arbiter:
The assertion of these signals indicates to the agent that the internal RC32434
arbiter has granted the agent access to the PCI bus.
In PCI host mode with external arbiter:
PCIGNTN[0]: asserted by an external arbiter to indicate to the RC32434 that
access to the PCI bus has been granted.
PCIGNTN[3:1]: unused and driven high.
In PCI satellite mode:
PCIGNTN[0]: This signal is asserted by an external arbiter to indicate to the
RC32434 that access to the PCI bus has been granted.
PCIGNTN[3:1]: unused and driven high.
PCIIRDYN
I/O
PCI Initiator Ready. Driven by the bus master to indicate that the current datum
can complete.
Table 1 Pin Description (Part 2 of 6)
5 of 53
January 19, 2006
IDT RC32434
Signal
Type
Name/Description
PCILOCKN
I/O
PCI Lock. This signal is asserted by an external bus master to indicate that an
exclusive operation is occurring.
PCIPAR
I/O
PCI Parity. Even parity of the PCIAD[31:0] bus. Driven by the bus master during
address and write Data phases. Driven by the bus target during the read data
phase.
PCIPERRN
I/O
PCI Parity Error. If a parity error is detected, this signal is asserted by the
receiving bus agent 2 clocks after the data is received.
PCIREQN[3:0]
I/O
PCI Bus Request.
In PCI host mode with internal arbiter:
These signals are inputs whose assertion indicates to the internal RC32434
arbiter that an agent desires ownership of the PCI bus.
In PCI host mode with external arbiter:
PCIREQN[0]: asserted by the RC32434 to request ownership of the PCI bus.
PCIREQN[3:1]: unused and driven high.
In PCI satellite mode:
PCIREQN[0]: this signal is asserted by the RC32434 to request use of the PCI
bus.
PCIREQN[1]: function changes to PCIIDSEL and is used as a chip select during
configuration read and write transactions.
PCIREQN[3:2]: unused and driven high.
PCIRSTN
I/O
PCI Reset. In host mode, this signal is asserted by the RC32434 to generate a
PCI reset. In satellite mode, assertion of this signal initiates a warm reset.
PCISERRN
I/O
PCI System Error. This signal is driven by an agent to indicate an address parity error, data parity error during a special cycle command, or any other system
error. Requires an external pull-up.
PCISTOPN
I/O
PCI Stop. Driven by the bus target to terminate the current bus transaction. For
example, to indicate a retry.
PCITRDYN
I/O
PCI Target Ready. Driven by the bus target to indicate that the current data can
complete.
General Purpose Input/Output
GPIO[0]
I/O
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: U0SOUT
Alternate function: UART channel 0 serial output.
GPIO[1]
I/O
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: U0SINP
Alternate function: UART channel 0 serial input.
GPIO[2]
I/O
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: U0RTSN
Alternate function: UART channel 0 request to send.
GPIO[3]
I/O
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: U0CTSN
Alternate function: UART channel 0 clear to send.
Table 1 Pin Description (Part 3 of 6)
6 of 53
January 19, 2006
IDT RC32434
Signal
Type
Name/Description
GPIO[4]
I/O
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: MADDR[22]
Alternate function: Memory and peripheral bus address.
GPIO[5]
I/O
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: MADDR[23]
Alternate function: Memory and peripheral bus address.
GPIO[6]
I/O
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: MADDR[24]
Alternate function: Memory and peripheral bus address.
The value of this pin may be used as a counter timer clock input (see Counter
Timer Clock Select Register in Chapter 14, Counter/Timers, of the RC32434
User Manual).
GPIO[7]
I/O
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: MADDR[25]
Alternate function: Memory and peripheral bus address.
The value of this pin may be used as a counter timer clock input (see Counter
Timer Clock Select Register in Chapter 14, Counter/Timers, of the RC32434
User Manual).
GPIO[8]
I/O
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: CPU
Alternate function: CPU or DMA debug output pin.
GPIO[9]
I/O
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: PCIREQN[4]
Alternate function: PCI Request 4.
GPIO[10]
I/O
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: PCIGNTN[4]
Alternate function: PCI Grant 4.
GPIO[11]
I/O
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: PCIREQN[5]
Alternate function: PCI Request 5.
GPIO[12]
I/O
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: PCIGNTN[5]
Alternate function: PCI Grant 5.
GPIO[13]
I/O
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: PCIMUINTN
Alternate function: PCI Messaging unit interrupt output.
I/O
Serial Clock. This signal is used as the serial clock output. This pin may be
used as a bit input/output port.
SPI Interface
SCK
Table 1 Pin Description (Part 4 of 6)
7 of 53
January 19, 2006
IDT RC32434
Signal
Type
Name/Description
SDI
I/O
Serial Data Input. This signal is used to shift in serial data. This pin may be
used as a bit input/output port.
SDO
I/O
Serial Data Output. This signal is used shift out serial data.
SCL
I/O
I2C Clock. I2C-bus clock.
SDA
I/O
I2C Data Bus. I2C-bus data bus.
2
I C Bus Interface
Ethernet Interfaces
MIICL
I
Ethernet MII Collision Detected. This signal is asserted by the ethernet PHY
when a collision is detected.
MIICRS
I
Ethernet MII Carrier Sense. This signal is asserted by the ethernet PHY when
either the transmit or receive medium is not idle.
MIIRXCLK
I
Ethernet MII Receive Clock. This clock is a continuous clock that provides a
timing reference for the reception of data.
This pin also functions as the RMII REF_CLK input.
MIIRXD[3:0]
I
Ethernet MII Receive Data. This nibble wide data bus contains the data
received by the ethernet PHY.
This pin also functions as the RMII RXD[1:0] input.
MIIRXDV
I
Ethernet MII Receive Data Valid. The assertion of this signal indicates that
valid receive data is in the MII receive data bus.
This pin also functions as the RMII CRS_DV input.
MIIRXER
I
Ethernet MII Receive Error. The assertion of this signal indicates that an error
was detected somewhere in the ethernet frame currently being sent in the MII
receive data bus.
This pin also functions as the RMII RX_ER input.
MIITXCLK
I
Ethernet MII Transmit Clock. This clock is a continuous clock that provides a
timing reference for the transfer of transmit data.
MIITXD[3:0]
O
Ethernet MII Transmit Data. This nibble wide data bus contains the data to be
transmitted.
This pin also functions as the RMII TXD[1:0] output.
MIITXENP
O
Ethernet MII Transmit Enable. The assertion of this signal indicates that data
is present on the MII for transmission.
This pin also functions as the RMII TX_EN output.
MIITXER
O
Ethernet MII Transmit Coding Error. When this signal is asserted together
with MIITXENP, the ethernet PHY will transmit symbols which are not valid data
or delimiters.
MIIMDC
O
MII Management Data Clock. This signal is used as a timing reference for
transmission of data on the management interface.
MIIMDIO
I/O
MII Management Data. This bidirectional signal is used to transfer data
between the station management entity and the ethernet PHY.
EJTAG / JTAG
JTAG_TMS
I
JTAG Mode. The value on this signal controls the test mode select of the
boundary scan logic or JTAG Controller. When using the EJTAG debug interface, this pin should be left disconnected (since there is an internal pull-up) or
driven high.
Table 1 Pin Description (Part 5 of 6)
8 of 53
January 19, 2006
IDT RC32434
Signal
Type
Name/Description
EJTAG_TMS
I
EJTAG Mode. The value on this signal controls the test mode select of the
EJTAG Controller. When using the JTAG boundary scan, this pin should be left
disconnected (since there is an internal pull-up) or driven high.
JTAG_TRST_N
I
JTAG Reset. This active low signal asynchronously resets the boundary scan
logic, JTAG TAP Controller, and the EJTAG Debug TAP Controller. An external
pull-up on the board is recommended to meet the JTAG specification in cases
where the tester can access this signal. However, for systems running in functional mode, one of the following should occur:
1) actively drive this signal low with control logic
2) statically drive this signal low with an external pull-down on the board
3) clock JTAG_TCK while holding EJTAG_TMS and/or JTAG_TMS high.
JTAG_TCK
I
JTAG Clock. This is an input test clock used to clock the shifting of data into or
out of the boundary scan logic, JTAG Controller, or the EJTAG Controller.
JTAG_TCK is independent of the system and the processor clock with a nominal 50% duty cycle.
JTAG_TDO
O
JTAG Data Output. This is the serial data shifted out from the boundary scan
logic, JTAG Controller, or the EJTAG Controller. When no data is being shifted
out, this signal is tri-stated.
JTAG_TDI
I
JTAG Data Input. This is the serial data input to the boundary scan logic, JTAG
Controller, or the EJTAG Controller.
CLK
I
Master Clock. This is the master clock input. The processor frequency is a multiple of this clock frequency. This clock is used as the system clock for all memory and peripheral bus operations.
EXTBCV
I
Load External Boot Configuration Vector. When this pin is asserted (i.e.,
high) the boot configuration vector is loaded from an externally supplied value
during a cold reset.
EXTCLK
O
External Clock. This clock is used for all memory and peripheral bus operations.
COLDRSTN
I
Cold Reset. The assertion of this signal initiates a cold reset. This causes the
processor state to be initialized, boot configuration to be loaded, and the internal
PLL to lock onto the master clock (CLK).
I/O
Reset. The assertion of this bidirectional signal initiates a warm reset. This signal is asserted by the RC32434 during a warm reset.
System
RSTN
Table 1 Pin Description (Part 6 of 6)
Pin Characteristics
Note: Some input pads of the RC32434 do not contain internal pull-ups or pull-downs. Unused inputs should be tied off to appropriate
levels. This is especially critical for unused control signal inputs (such as WAITACKN) which, if left floating, could adversely affect the
RC32434’s operation. Also, any input pin left floating can cause a slight increase in power consumption.
9 of 53
January 19, 2006
IDT RC32434
Function
Memory and Peripheral
Bus
DDR Bus
PCI Bus Interface
General Purpose I/O
Serial Peripheral
Interface
I2C-Bus Interface
Pin Name
Type
Buffer
I/O Type
BDIRN
BOEN
WEN
CSN[3:0]
MADDR[21:0]
MDATA[7:0]
OEN
RWN
WAITACKN
DDRADDR[13:0]
DDRBA[1:0]
DDRCASN
DDRCKE
O
O
O
O
I/O
I/O
O
O
I
O
O
O
O
High Drive
High Drive
High Drive
High Drive
High Drive
High Drive
High Drive
High Drive
STI
DDRCKN
DDRCKP
DDRCSN
DDRDATA[15:0]
DDRDM[1:0]
DDRDQS[1:0]
DDRRASN
DDRVREF
DDRWEN
PCIAD[31:0]
PCICBEN[3:0]
PCICLK
PCIDEVSELN
PCIFRAMEN
PCIGNTN[3:0]
PCIIRDYN
PCILOCKN
PCIPAR
PCIPERRN
PCIREQN[3:0]
PCIRSTN
PCISERRN
PCISTOPN
PCITRDYN
GPIO[8:0]
GPIO[13:9]
SCK
SDI
SDO
SCL
SDA
O
O
O
I/O
O
I/O
O
I
O
I/O
I/O
I
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
SSTL_2
SSTL_2
SSTL_2
SSTL_2 / LVCMOS
SSTL_2
SSTL_2
SSTL_2
SSTL_2
SSTL_2
SSTL_2
SSTL_2
Analog
SSTL_2
PCI
PCI
PCI
PCI
PCI
PCI
PCI
PCI
PCI
PCI
PCI
PCI
PCI
PCI
PCI
LVTTL
PCI
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
Internal
Resistor
Notes1
pull-up
pull-up on board
pull-up on board
pull-up on board
pull-up on board
pull-up on board
pull-down on board
pull-up on board
pull-up on board
pull-up on board
Open Collector
High Drive
pull-up
High Drive
High Drive
High Drive
Low Drive/STI
Low Drive/STI
pull-up
pull-up
pull-up
pull-up on board
pull-up on board
pull-up on board
pull-up on board
pull-up on board2
pull-up on board2
Table 2 Pin Characteristics (Part 1 of 2)
10 of 53
January 19, 2006
IDT RC32434
Function
Ethernet Interfaces
EJTAG / JTAG
System
Pin Name
Type
Buffer
I/O Type
MIICL
MIICRS
MIIRXCLK
MIIRXD[3:0]
MIIRXDV
MIIRXER
MIITXCLK
MIITXD[3:0]
MIITXENP
MIITXER
MIIMDC
MIIMDIO
JTAG_TMS
EJTAG_TMS
JTAG_TRST_N
JTAG_TCK
JTAG_TDO
JTAG_TDI
CLK
EXTBCV
EXTCLK
COLDRSTN
RSTN
I
I
I
I
I
I
I
O
O
O
O
I/O
I
I
I
I
O
I
I
I
O
I
I/O
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
STI
STI
STI
STI
STI
STI
STI
Low Drive
Low Drive
Low Drive
Low Drive
Low Drive
STI
STI
STI
STI
Low Drive
STI
STI
STI
High Drive
STI
Low Drive / STI
Internal
Resistor
Notes1
pull-down
pull-down
pull-up
pull-up
pull-down
pull-down
pull-up
pull-up
pull-up
pull-up
pull-up
pull-up
pull-up
pull-down
pull-up
pull-up on board
Table 2 Pin Characteristics (Part 2 of 2)
1. External pull-up required in most system applications. Some applications
2.
may require additional pull-ups not identified in this table.
Use a 2.2K pull-up resistor for I2C pins.
11 of 53
January 19, 2006
IDT RC32434
Boot Configuration Vector
The encoding of the boot configuration vector is described in Table 3, and the vector input is illustrated in Figure 4. The value of the boot configuration vector read in by the RC32434 during a cold reset may be determined by reading the Boot Configuration Vector (BCV) Register.
Signal
Name/Description
MADDR[3:0]
CPU Pipeline Clock Multiplier. This field specifies the value by which the PLL multiplies the master clock input (CLK) to obtain the processor clock frequency (PCLK). For
master clock input frequency constraints, refer to Table 3.2 in the RC32434 User Manual.
0x0 - PLL Bypass
0x1 - Multiply by 3
0x2 - Multiply by 4
0x3 - Multiply by 5 - Reserved
0x4 - Multiply by 5
0x5 - Multiply by 6 - Reserved
0x6 - Multiply by 6
0x7 - Multiply by 8
0x8 - Multiply by 10
0x9 through 0xF - Reserved
MADDR[5:4]
External Clock Divider. This field specifies the value by which the IPBus clock
(ICLK), which is always 1/2 PCLK, is divided in order to generate the external clock
output on the EXTCLK pin.
0x0 - Divide by 1
0x1 - Divide by 2
0x2 - Divide by 4
0x3 - reserved
MADDR[6]
Endian. This bit specifies the endianness.
0x0 - little endian
0x1 - big endian
MADDR[7]
Reset Mode. This bit specifies the length of time the RSTN signal is driven.
0x0 - Normal reset: RSTN driven for minimum of 4000 clock cycles. If the internal boot
configuration vector is selected, the expiration of an 18-bit counter operating at the
master clock input (CLK) frequency is used as the PLL stabilization delay.
0x1 - Reserved
MADDR[10:8]
PCI Mode. This bit controls the operating mode of the PCI bus interface. The initial
value of the EN bit in the PCIC register is determined by the PCI mode.
0x0 - Disabled (EN initial value is zero)
0x1 - PCI satellite mode with PCI target not ready (EN initial value is one)
0x2 - PCI satellite mode with suspended CPU execution (EN initial value is one)
0x3 - PCI host mode with external arbiter (EN initial value is zero)
0x4 - PCI host mode with internal arbiter using fixed priority arbitration algorithm
(EN initial value is zero)
0x5 - PCI host mode with internal arbiter using round robin arbitration algorithm
(EN initial value is zero)
0x6 - reserved
0x7 - reserved
Table 3 Boot Configuration Encoding (Part 1 of 2)
12 of 53
January 19, 2006
IDT RC32434
Signal
Name/Description
MADDR[11]
Disable Watchdog Timer. When this bit is set, the watchdog timer is disabled following a cold reset.
0x0 - Watchdog timer enabled
0x1 - Watchdog timer disabled
MADDR[13:12]
Reserved. These pins must be driven low during boot configuration.
MADDR[15:14]
Reserved. Must be set to zero.
Table 3 Boot Configuration Encoding (Part 2 of 2)
13 of 53
January 19, 2006
IDT RC32434
Logic Diagram — RC32434
System
Signals
Ethernet
EJTAG / JTAG
Signals
General Purpose
I/O
CLK
COLDRSTN
RSTN
EXTCLK
EXTBCV
MIIMDC
MIIMDIO
MIICL
MIICRS
MIIRXCLK
MIIRXD[3:0]
MIIRXDV
MIIRXER
MIITXCLK
MIITXD[3:0]
MIITXENP
MIITXER
4
22
8
14
2
4
4
2
2
JTAG_TRST_N
JTAG_TCK
JTAG_TDI
JTAG_TDO
JTAG_TMS
EJTAG_TMS
GPIO[13:0]
SPI
SDO
SCK
SDI
I2C-Bus
SDA
SCL
16
BDIRN
BOEN
WEN
CSN[3:0]
MADDR[21:0]
MDATA[7:0]
OEN
RWN
WAITACKN
Memory
and
Peripheral
Bus
DDRADDR[13:0]
DDRBA[1:0]
DDRCASN
DDRCKE
DDRCKN
DDRCKP
DDRCSN
DDRDATA[15:0]
DDRDM[1:0]
DDRDQS[1:0]
DDRRASN
DDRVREF
DDRWEN
DDR Bus
PCIAD[31:0]
PCICBEN[3:0]
PCICLK
PCIDEVSELN
PCIFRAMEN
PCIGNTN[3:0]
PCIIRDYN
PCILOCKN
PCIPAR
PCIPERRN
PCIREQN[3:0]
PCIRSTN
PCISERRN
PCISTOPN
PCITRDYN
PCI Bus
RC32434
32
4
4
14
4
VccCore
VccI/O
Vss
VccPLL
VssPLL
Power/Ground
Figure 1 Logic Diagram
14 of 53
January 19, 2006
IDT RC32434
AC Timing Definitions
Below are examples of the AC timing characteristics used throughout this document.
Tlow
Tper
Thigh
clock
Tdo
Tdo
Tzd
Tdz
Tjitter
Trise
Tfall
Output signal 1
Output signal 2
Tsu
Thld
Input Signal 1
Tpw
Signal 1
Signal 2
Tskew
Signal 3
Figure 2 AC Timing Definitions Waveform
Symbol
Definition
Tper
Clock period.
Tlow
Clock low. Amount of time the clock is low in one clock period.
Thigh
Clock high. Amount of time the clock is high in one clock period.
Trise
Rise time. Low to high transition time.
Tfall
Fall time. High to low transition time.
Tjitter
Jitter. Amount of time the reference clock (or signal) edge can vary on either the rising or falling edges.
Tdo
Data out. Amount of time after the reference clock edge that the output will become valid. The minimum time represents the data output hold.
The maximum time represents the earliest time the designer can use the data.
Tzd
Z state to data valid. Amount of time after the reference clock edge that the tri-stated output takes to become valid.
Tdz
Data valid to Z state. Amount of time after the reference clock edge that the valid output takes to become tri-stated.
Tsu
Input set-up. Amount of time before the reference clock edge that the input must be valid.
Thld
Input hold. Amount of time after the reference clock edge that the input must remain valid.
Tpw
Pulse width. Amount of time the input or output is active for asynchronous signals.
Tslew
Slew rate. The rise or fall rate for a signal to go from a high to low, or low to high.
X(clock)
Timing value. This notation represents a value of ‘X’ multiplied by the clock time period of the specified clock. Using 5(CLK) as an example:
X = 5 and the oscillator clock (CLK) = 25MHz, then the timing value is 200.
Tskew
Skew. The amount of time two signal edges deviate from one another.
Table 4 AC Timing Definitions
15 of 53
January 19, 2006
IDT RC32434
System Clock Parameters
(Values based on systems running at recommended supply voltages and operating temperatures, as shown in Tables 15 and 16.)
266MHz
300MHz
350MHz
400MHz
Parameter
Symbol
Reference
Edge
Min
Max
Min
Max
Min
Max
Min
Max
PCLK1
Frequency
none
200
266
200
300
200
350
200
400
MHz
3.8
5.0
3.3
5.0
2.85
5.0
2.5
5.0
ns
100
133
100
150
100
175
100
200
MHz
7.5
10.0
6.7
10.0
5.7
10.0
5.0
10.0
ns
25
125
25
125
25
125
25
125
MHz
Tper_5a
8.0
40.0
8.0
40.0
8.0
40.0
8.0
40.0
ns
Thigh_5a,
Tlow_5a
40
60
40
60
40
60
40
60
% of
Tper_5a
Trise_5a,
Tfall_5a
—
3.0
—
3.0
—
3.0
—
3.0
ns
Tjitter_5a
—
0.1
—
0.1
—
0.1
—
0.1
ns
Tper
ICLK2,3,4
Frequency
none
Tper
CLK5
Frequency
none
Units
Timing
Diagram
Reference
See Figure 3.
Table 5 Clock Parameters
1. The CPU pipeline clock (PCLK) speed is selected during cold reset by the boot configuration vector (see Table 3). Refer to Chapter 3, Clocking and Initialization, in the RC32434
User Reference Manual for the allowable frequency ranges of CLK and PCLK.
2.
ICLK is the internal IPBus clock. It is always equal to PCLK divided by 2. This clock cannot be sampled externally.
3. The ethernet clock
(MIIxRXCLK and MIIxTXCLK) frequency must be equal to or less than 1/2 ICLK (MIIxRXCLK and MIIxTXCLK VOUT > 0
VIL
-0.3
—
0.3(VccI/O)
V
VIH
0.5(VccI/O)
—
5.5
V
CIN
—
—
10.5
pF
—
Inputs
—
—
+ 10
µA
Vcc (max)
I/OLEAK W/O
Pull-ups/
downs
—
—
+ 10
µA
Vcc (max)
I/OLEAK WITH
Pull-ups/
downs
—
—
+ 80
µA
Vcc (max)
IOL(AC)
Switching
Capacitance
Leakage
Table 18 DC Electrical Characteristics
Note 1: IOH(AC) max = (98/VCCI/O) * (VOUT - VCCI/O) * (VOUT + 0.4VCCI/O)
Note 2: IOL(AC) max = (256/VCCI/O) * VOUT * (VCCI/O - VOUT)
38 of 53
January 19, 2006
IDT RC32434
AC Test Conditions
Input Reference Voltage
50 Ω
RC32434
Output
.
Parameter
Input pulse levels
Input rise/fall
Input reference level
Output reference levels
AC test load
Test
Point
50 Ω
Value
Units
SSTL I/O
Other I/O
0 to 2.5
0 to 3.3
V
0.8
1.0
ns
0.5(VccSI/O)
0.5(VccI/O)
V
1.25
1.5
V
35
35
pF
Figure 23 AC Test Conditions
39 of 53
January 19, 2006
IDT RC32434
Absolute Maximum Ratings
Symbol
VCCI/O
Parameter
I/O supply except for SSTL_22
2
Min1
Max1
Unit
-0.6
4.0
V
-0.6
4.0
V
VCCSI/O (DDR)
I/O supply for SSTL_2
VCCCore
Core Supply Voltage
-0.6
2.0
V
VCCPLL
PLL supply (digital)
-0.6
2.0
V
VCCAPLL
PLL supply (analog)
-0.6
4.0
V
VinI/O
I/O Input Voltage except for SSTL_2
-0.6
VccI/O+ 0.5
V
VinSI/O
I/O Input Voltage for SSTL_2
-0.6
VccSI/O+ 0.5
V
Ta
Industrial
Ambient Operating Temperature
-40
+85
°C
Ta
Commercial
Ambient Operating Temperature
0
+70
°C
Ts
Storage Temperature
-40
+125
°C
Table 19 Absolute Maximum Ratings
1.
Functional and tested operating conditions are given in Table 15. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
2.
SSTL_2 I/Os are used to connect to DDR SDRAM.
40 of 53
January 19, 2006
IDT RC32434
Package Pin-out — 256-BGA S
Signal
ignal Pinout for the RC32434
The following table lists the pin numbers, signal names, and number of alternate functions for the RC32434 device. Signal names ending with an
“_n” or “n” are active when low.
Pin
Function
Alt
Pin
Function
Alt
Pin
Function
A1
RWN
E1
MIIRXD[3]
J1
GPIO[3]
A2
OEN
E2
MIIRXD[2]
J2
JTAG_TCK
A3
CSN[2]
E3
MIITXD[0]
J3
GPIO[2]
A4
CSN[0]
E4
MIITXD[1]
J4
A5
MADDR[10]
E5
Vcc I/0
A6
MDATA[6]
E6
A7
GPIO[7]
1
A8
GPIO[4]
1
A9
Alt
Function
N1
PCIAD[29]
N2
PCIAD[28]
N3
PCIAD[30]
EJTAG_TMS
N4
PCIAD[18]
J5
Vcc CORE
N5
PCIREQN[1]
Vcc I/0
J6
Vss
N6
PCIREQN[2]
E7
Vcc I/0
J7
Vss
N7
PCIIRDYN
E8
Vcc CORE
J8
Vss
N8
PCILOCKN
MADDR[16]
E9
Vcc CORE
J9
Vss
N9
PCIPERRN
A10
MADDR[13]
E10
Vcc I/0
J10
Vss
N10
PCIAD[15]
A11
Vss PLL
E11
Vcc DDR
J11
Vcc CORE
N11
PCIAD[11]
A12
JTAG_TDI
E12
Vcc DDR
J12
Vcc CORE
N12
PCICBEN[0]
A13
MADDR[9]
E13
DDRDATA[6]
J13
DDRCKN
N13
DDRADDR[5]
A14
MADDR[7]
E14
DDRDATA[5]
J14
DDRVREF
N14
DDRADDR[4]
A15
MADDR[5]
E15
DDRADDR[13]
J15
DDRCKP
N15
DDRADDR[3]
A16
MADDR[2]
E16
DDRDATA[4]
J16
DDRDQS[0]
N16
DDRBA[0]
B1
BOEN
F1
MIITXD[2]
K1
JTG_TDO
P1
PCIAD[27]
B2
RSTN
F2
MIIRXCLK
K2
SCK
P2
PCIAD[26]
B3
CSN[3]
F3
MIITXD[3]
K3
Reserved
P3
GPIO[10]
B4
CSN[1]
F4
MIITXENP
K4
SDO
P4
PCIAD[20]
B5
MADDR[11]
F5
Vcc I/0
K5
Vcc I/0
P5
PCIREQN[3]
B6
MDATA[1]
F6
Vss
K6
Vcc I/0
P6
PCIREQN[0]
B7
MDATA[4]
F7
Vss
K7
Vss
P7
PCIFRAMEN
B8
GPIO[5]
F8
Vss
K8
Vss
P8
PCISTOPN
B9
MADDR[17]
F9
Vcc CORE
K9
Vss
P9
PCISERRN
B10
MADDR[12]
F10
Vss
K10
Vss
P10
PCIAD[14]
B11
Vcc PLL
F11
Vss
K11
Vss
P11
PCIAD[10]
B12
Vss APLL
F12
Vcc DDR
K12
Vcc DDR
P12
PCIAD[7]
B13
MADDR[8]
F13
DDRDATA[9]
K13
DDRCKE
P13
PCIAD[4]
B14
MADDR[6]
F14
DDRDATA[8]
K14
DDRADDR[11]
P14
DDRADDR[0]
B15
MADDR[3]
F15
DDRDM[0]
K15
DDRADDR[10]
P15
DDRADDR[2]
B16
MADDR[1]
F16
DDRDATA[7]
K16
DDRADDR[12]
P16
DDRCSN
C1
EXTCLK
G1
MIIRXDV
L1
SDA
R1
PCIAD[25]
1
1
Pin
1
Alt
1
Table 20 RC32434 Pinout (Part 1 of 2)
41 of 53
January 19, 2006
IDT RC32434
Pin
Function
Alt
Pin
Function
Alt
Pin
Function
C2
BDIRN
G2
MIITXER
L2
SCL
C3
COLDRSTN
G3
MIIRXER
L3
GPIO[8]
C4
WEN
G4
MIITXCLK
L4
C5
MDATA[3]
G5
Vcc I/0
C6
MDATA[5]
G6
C7
GPIO[6]
C8
Alt
Pin
Function
R2
PCICBEN[3]
R3
PCIAD[23]
SDI
R4
PCIAD[21]
L5
Vcc I/0
R5
PCIAD[17]
Vss
L6
Vss
R6
PCIRSTN
G7
Vss
L7
Vss
R7
PCICBEN[2]
MADDR[21]
G8
Vss
L8
Vcc CORE
R8
PCITRDYN
C9
MADDR[18]
G9
Vss
L9
Vss
R9
PCICBEN[1]
C10
MADDR[14]
G10
Vss
L10
Vss
R10
PCIAD[12]
C11
JTAG_TMS
G11
Vss
L11
Vss
R11
PCIAD[8]
C12
Vcc APLL
G12
Vcc DDR
L12
Vcc DDR
R12
PCIAD[5]
C13
CLK
G13
DDRDM[1]
L13
DDRADDR[9]
R13
PCIAD[3]
C14
MADDR[4]
G14
DDRDQS[1]
L14
DDRWEN
R14
PCIAD[0]
C15
MADDR[0]
G15
DDRDATA[10]
L15
DDRCASN
R15
PCIGNTN[2]
C16
DDRDATA[0]
G16
DDRDATA[11]
L16
DDRADDR[8]
R16
DDRADDR[1]
D1
MIIRXD[0]
H1
MIIMDIO
M1
GPIO[12]
T1
PCIAD[24]
D2
MIICL
H2
MIIMDC
M2
PCIAD[31]
T2
GPIO[13]
D3
MIICRS
H3
GPIO[0]
1
M3
GPIO[11]
1
T3
PCIAD[22]
D4
MIIRXD[1]
H4
GPIO[1]
1
M4
GPIO[9]
1
T4
PCIAD[19]
D5
MDATA[7]
H5
Vcc CORE
M5
Vcc I/0
T5
PCIAD[16]
D6
MDATA[2]
H6
Vcc CORE
M6
Vcc I/0
T6
PCICLK
D7
MDATA[0]
H7
Vss
M7
Vcc I/0
T7
PCIGNTN[0]
D8
MADDR[20]
H8
Vss
M8
Vcc CORE
T8
PCIDEVSELN
D9
MADDR[19]
H9
Vss
M9
Vcc CORE
T9
PCIPAR
D10
MADDR[15]
H10
Vss
M10
Vcc I/0
T10
PCIAD[13]
D11
EXTBCV
H11
Vss
M11
Vcc DDR
T11
PCIAD[9]
D12
JTAG_TRSTN
H12
Vcc CORE
M12
Vcc DDR
T12
PCIAD[6]
D13
WAITACKN
H13
DDRDATA[15]
M13
DDRRASN
T13
PCIAD[2]
D14
DDRDATA[2]
H14
DDRDATA[14]
M14
DDRBA[1]
T14
PCIAD[1]
D15
DDRDATA[3]
H15
DDRDATA[12]
M15
DDRADDR[6]
T15
PCIGNTN[1]
D16
DDRDATA[1]
H16
DDRDATA[13]
M16
DDRADDR[7]
T16
PCIGNTN[3]
1
1
1
Alt
1
Table 20 RC32434 Pinout (Part 2 of 2)
42 of 53
January 19, 2006
IDT RC32434
RC32434 Alternate Signal Functions
Pin
GPIO
Alternate
Pin
GPIO
Alternate
A7
GPIO[7]
MADDR[25]
J3
GPIO[2]
U0RTSN
A8
GPIO[4]
MADDR[22]
L3
GPIO[8]
CPU
B8
GPIO[5]
MADDR[23]
M1
GPIO[12]
PCIGNTN[5]
C7
GPIO[6]
MADDR[24]
M3
GPIO[11]
PCIREQN[5]
H3
GPIO[0]
U0SOUT
M4
GPIO[9]
PCIREQN[4]
H4
GPIO[1]
U0SINP
P3
GPIO[10]
PCIGNTN[4]
J1
GPIO[3]
U0CTSN
T2
GPIO[13]
PCIMUINTN
Table 21 RC32434 Alternate Signal Functions
RC32434 P
Power
ower Pins
Pins
Vcc I/O
Vcc DDR
Vcc Core
Vcc PLL
Vcc APLL
E5
E11
E8
B11
C12
E6
E12
E9
E7
F12
F9
E10
G12
H5
F5
K12
H6
G5
L12
H12
K5
M11
J5
K6
M12
J11
L5
J12
M5
L8
M6
M8
M7
M9
M10
Table 22 RC32434 Power Pins
43 of 53
January 19, 2006
IDT RC32434
RC32434 Ground
Ground Pins
Vss
Vss
Vss PLL
F6
J6
A11, B12
F7
J7
F8
J8
F10
J9
F11
J10
G6
K7
G7
K8
G8
K9
G9
K10
G10
K11
G11
L6
H7
L7
H8
L9
H9
L10
H10
L11
H11
Table 23 RC32434 Ground Pins
RC32434 S
Signals
ignals Listed Alphabetically
The following table lists the RC32434 pins in alphabetical order.
Signal Name
I/O Type
Location
Signal Category
BDIRN
O
C2
Memory and Peripheral Bus
BOEN
O
B1
CLK
I
C13
COLDRSTN
I
C3
CSN[0]
O
A4
CSN[1]
O
B4
CSN[2]
O
A3
CSN[3]
O
B3
System
Memory and Peripheral Bus
Table 24 RC32434 Alphabetical Signal List (Part 1 of 7)
44 of 53
January 19, 2006
IDT RC32434
Signal Name
I/O Type
Location
Signal Category
DDRADDR[0]
O
P14
DDR Bus
DDRADDR[1]
O
R16
DDRADDR[2]
O
P15
DDRADDR[3]
O
N15
DDRADDR[4]
O
N14
DDRADDR[5]
O
N13
DDRADDR[6]
O
M15
DDRADDR[7]
O
M16
DDRADDR[8]
O
L16
DDRADDR[9]
O
L13
DDRADDR[10]
O
K15
DDRADDR[11]
O
K14
DDRADDR[12]
O
K16
DDRADDR[13]
O
E15
DDRBA[0]
O
N16
DDRBA[1]
O
M14
DDRCASN
O
L15
DDRCKE
O
K13
DDRCKN
O
J13
DDRCKP
O
J15
DDRCSN
O
P16
DDRDATA[0]
I/O
C16
DDRDATA[1]
I/O
D16
DDRDATA[2]
I/O
D14
DDRDATA[3]
I/O
D15
DDRDATA[4]
I/O
E16
DDRDATA[5]
I/O
E14
DDRDATA[6]
I/O
E13
DDRDATA[7]
I/O
F16
DDRDATA[8]
I/O
F14
DDRDATA[9]
I/O
F13
DDRDATA[10]
I/O
G15
DDRDATA[11]
I/O
G16
DDRDATA[12]
I/O
H15
DDRDATA[13]
I/O
H16
DDRDATA[14]
I/O
H14
Table 24 RC32434 Alphabetical Signal List (Part 2 of 7)
45 of 53
January 19, 2006
IDT RC32434
Signal Name
I/O Type
Location
Signal Category
DDRDATA[15]
I/O
H13
DDR Bus
DDRDM[0]
O
F15
DDRDM[1]
O
G13
DDRDQS[0]
I/O
J16
DDRDQS[1]
I/O
G14
DDRRASN
O
M13
DDRVREF
I
J14
DDRWEN
O
L14
EJTAG_TMS
I
J4
JTAG / EJTAG
EXTBCV
I
D11
System
EXTCLK
O
C1
GPIO[0]
I/O
H3
GPIO[1]
I/O
H4
GPIO[2]
I/O
J3
GPIO[3]
I/O
J1
GPIO[4]
I/O
A8
GPIO[5]
I/O
B8
GPIO[6]
I/O
C7
GPIO[7]
I/O
A7
GPIO[8]
I/O
L3
GPIO[9]
I/O
M4
GPIO[10]
I/O
P3
GPIO[11]
I/O
M3
GPIO[12]
I/O
M1
GPIO[13]
I/O
T2
JTAG_TCK
I
J2
JTAG_TDI
I
A12
JTAG_TDO
O
K1
JTAG_TMS
I
C11
JTAG_TRSTN
I
D12
General Purpose Input/Output
JTAG / EJTAG
Table 24 RC32434 Alphabetical Signal List (Part 3 of 7)
46 of 53
January 19, 2006
IDT RC32434
Signal Name
I/O Type
Location
Signal Category
MADDR[0]
O
C15
Memory and Peripheral Bus
MADDR[1]
O
B16
MADDR[2]
O
A16
MADDR[3]
O
B15
MADDR[4]
O
C14
MADDR[5]
O
A15
MADDR[6]
O
B14
MADDR[7]
O
A14
MADDR[8]
O
B13
MADDR[9]
O
A13
MADDR[10]
O
A5
MADDR[11]
O
B5
MADDR[12]
O
B10
MADDR[13]
O
A10
MADDR[14]
O
C10
MADDR[15]
O
D10
MADDR[16]
O
A9
MADDR[17]
O
B9
MADDR[18]
O
C9
MADDR[19]
O
D9
MADDR[20]
O
D8
MADDR[21]
O
C8
MDATA[0]
I/O
D7
MDATA[1]
I/O
B6
MDATA[2]
I/O
D6
MDATA[3]
I/O
C5
MDATA[4]
I/O
B7
MDATA[5]
I/O
C6
MDATA[6]
I/O
A6
MDATA[7]
I/O
D5
Table 24 RC32434 Alphabetical Signal List (Part 4 of 7)
47 of 53
January 19, 2006
IDT RC32434
Signal Name
I/O Type
Location
Signal Category
MIICL
I
D2
Ethernet Interface
MIICRS
I
D3
MIIMDC
O
H2
MIIMDIO
I/O
H1
MIIRXCLK
I
F2
MIIRXD[0]
I
D1
MIIRXD[1]
I
D4
MIIRXD[2]
I
E2
MIIRXD[3]
I
E1
MIIRXDV
I
G1
MIIRXER
I
G3
MIITXCLK
I
G4
MIITXD[0]
O
E3
MIITXD[1]
O
E4
MIITXD[2]
O
F1
MIITXD[3]
O
F3
MIITXENP
O
F4
MIITXER
O
G2
OEN
O
A2
Memory and Peripheral Bus
PCIAD[0]
I/O
R14
PCI Bus Interface
PCIAD[1]
I/O
T14
PCIAD[2]
I/O
T13
PCIAD[3]
I/O
R13
PCIAD[4]
I/O
P13
PCIAD[5]
I/O
R12
PCIAD[6]
I/O
T12
PCIAD[7]
I/O
P12
PCIAD[8]
I/O
R11
PCIAD[9]
I/O
T11
PCIAD[10]
I/O
P11
PCIAD[11]
I/O
N11
PCIAD[12]
I/O
R10
PCIAD[13]
I/O
T10
PCIAD[14]
I/O
P10
PCIAD[15]
I/O
N10
PCIAD[16]
I/O
T5
Table 24 RC32434 Alphabetical Signal List (Part 5 of 7)
48 of 53
January 19, 2006
IDT RC32434
Signal Name
I/O Type
Location
Signal Category
PCIAD[17]
I/O
R5
PCI Bus Interface
PCIAD[18]
I/O
N4
PCIAD[19]
I/O
T4
PCIAD[20]
I/O
P4
PCIAD[21]
I/O
R4
PCIAD[22]
I/O
T3
PCIAD[23]
I/O
R3
PCIAD[24]
I/O
T1
PCIAD[25]
I/O
R1
PCIAD[26]
I/O
P2
PCIAD[27]
I/O
P1
PCIAD[28]
I/O
N2
PCIAD[29]
I/O
N1
PCIAD[30]
I/O
N3
PCIAD[31]
I/O
M2
PCIBEN[0]
I/O
N12
PCIBEN[1]
I/O
R9
PCIBEN[2]
I/O
R7
PCIBEN[3]
I/O
R2
I
T6
PCIDEVSELN
I/O
T8
PCIFRAMEN
I/O
P7
PCIGNTN[0]
I/O
T7
PCIGNTN[1]
I/O
T15
PCIGNTN[2]
I/O
R15
PCIGNTN[3]
I/O
T16
PCIIRDYN
I/O
N7
PCILOCKN
I/O
N8
PCIPAR
I/O
T9
PCIPERRN
I/O
N9
PCIREQN[0]
I/O
P6
PCIREQN[1]
I/O
N5
PCIREQN[2]
I/O
N6
PCIREQN[3]
I/O
P5
PCIRSTN
I/O
R6
PCISERRN
I/O
P9
PCICLK
Table 24 RC32434 Alphabetical Signal List (Part 6 of 7)
49 of 53
January 19, 2006
IDT RC32434
Signal Name
I/O Type
Location
Signal Category
PCISTOPN
I/O
P8
PCI Bus Interface
PCITRDYN
I/O
R8
RSTN
I/O
B2
System
RWN
O
A1
Memory and Peripheral Bus
SCK
I/O
K2
Serial Peripheral Interface
SCL
I/O
L2
I2C
SDA
I/O
L1
SDI
I/O
L4
SDO
I/O
K4
Vcc APLL
C12
Vcc Core
E8, E9, F9, H5, H6,
H12, J5, J11, J12,
L8, M8, M9
Vcc DDR
E11, E12, F12,
G12, K12, L12,
M11, M12
Vcc I/O
E5, E6, E7, E10,
F5, G5, K5, K6, L5,
M5, M6, M7, M10
Vcc PLL
B11
Vss
F6, F7, F8, F10,
F11, G6, G7, G8,
G9, G10, G11, H7,
H8, H9, H10, H11,
J6, J7, J8, J9, J10,
K7, K8, K9, K10,
K11, L6, L7, L9,
L10, L11
Vss APLL
B12
Vss PLL
A11
WAITACKN
I
D13
WEN
O
C4
Reserved
Serial Peripheral Interface
Power
Ground
Memory and Peripheral Bus
K3, L1, L2
Table 24 RC32434 Alphabetical Signal List (Part 7 of 7)
50 of 53
January 19, 2006
IDT RC32434
RC32434 Package
Package Drawing — 256-pin CABGA
CABGA
51 of 53
January 19, 2006
IDT RC32434
RC32434 P
Package
ackage Drawing
— Page Two
52 of 53
January 19, 2006
IDT RC32434
Ordering Information
79RCXX
Product
Type
YY
Operating
Voltage
XXXX
999
Device
Type
Speed
A
A
Package
Temp range/
Process
Blank
Commercial Temperature
(0°C to +70°C Ambient)
I
Industrial Temperature
(-40° C to +85° C Ambient)
BC
256-pin CABGA
266
300
350
400
266 MHz Pipeline Clk
300 MHz Pipeline Clk
350 MHz Pipeline Clk
400 MHz Pipeline Clk
434
Integrated Core Processor
H
1.2V +/- 0.1V Core Voltage
79RC32
32-bit Embedded
Microprocessor
Valid Combinations
79RC32H434 - 266BC, 300BC, 350BC, 400BC
256-pin CABGA package, Commercial Temperature
79RC32H434 - 266BCI, 300BCI, 350BCI
256-pin CABGA package, Industrial Temperature
CORPORATE HEADQUARTERS
6024 Silver Creek Valley Road
San Jose, CA 95138
for SALES:
800-345-7015 or 408-284-8200
fax: 408-284-2775
www.idt.com
53 of 53
for Tech Support:
email: rischelp@idt.com
phone: 408-284-8208
January 19, 2006
IMPORTANT NOTICE AND DISCLAIMER
RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL
SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING
REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND
OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED,
INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible
for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3)
ensuring your application meets applicable standards, and any other safety, security, or other requirements. These
resources are subject to change without notice. Renesas grants you permission to use these resources only for
development of an application that uses Renesas products. Other reproduction or use of these resources is strictly
prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property.
Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims,
damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject
to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources
expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Rev.1.0 Mar 2020)
Corporate Headquarters
Contact Information
TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com
For further information on a product, technology, the most
up-to-date version of a document, or your nearest sales
office, please visit:
www.renesas.com/contact/
Trademarks
Renesas and the Renesas logo are trademarks of Renesas
Electronics Corporation. All trademarks and registered
trademarks are the property of their respective owners.
© 2020 Renesas Electronics Corporation. All rights reserved.
工商网监
湘ICP备2023018690号
