ICS9LPRS355
Datasheet
64-pin CK505 w/Fully Integrated Voltage Regulator + Integrated Series Resistor
Pin Configuration
Recommended Application:
CK505 compliant clock with fully integrated voltage regulator and
PCI0/CR#_A 1
Internal series resistor on differential outputs
VDDPCI 2
•
•
•
•
regulator
Integrated 30ohm series resistors on differential outputs,
Zo=50Ω
Supports spread spectrum modulation, default is 0.5% down
spread
Uses external 14.318MHz crystal, external crystal load
caps are required for frequency tuning
Selectable between one SRC differential push-pull pair
and two single-ended outputs
2
FSLC
B0b7
0
0
0
0
1
1
1
1
1
FSLB
B0b6
0
0
1
1
0
0
1
1
1
FSLA
B0b5
0
1
0
1
0
1
0
1
CPU
MHz
266.66
133.33
200.00
166.66
333.33
100.00
400.00
SRC
MHz
PCI
MHz
REF
MHz
USB
MHz
DOT
MHz
100.00
33.33
14.318
48.00
96.00
64-pin TSSOP
64-TSSOP
27_Select (power on latch)
Pin13/14 & Pin17/18
Pin20/21 & Pin24/25
Number of Loads
to Drive
Reserved
Also refer to the Test Clarification Table.
D.C.Drive
Strength
1
2. FSLC is a three-level input. Please see the VIL_FS and VIH_FS
specifications in the Input/Supply/Common Output Parameters Table for correct values.
2
3
1205—06/24/14
0
1
DOT96, LCD_SS
SRC0, 27MHz Non SS & SS
Byte1 bit7 = 1.
Byte1 bit7 = 0.
0
1
DOT96, LCD_SS
SRC0, 27MHz Non SS & SS
Byte1 bit7 = 1
Byte1 bit7= 0.
Preferred drive strengths using CK505 clock sources.
Transmission lines to load do not share series resistors.
Desktop (Zo=50Ω) and mobile (Zo=55Ω) have the same drive strength.
1. FSLA and FSLB are low-threshold inputs.Please see VIL_FS and VIH_FS specifications in
the Input/Supply/Common Output Parameters Table for correct values.
SCLK
SDATA
REF0/FSLC/TEST_SEL
VDDREF
X1
X2
GNDREF
FSLB/TEST_MODE
CK_PWRGD/PD#
VDDCPU
CPUT0
CPUC0
GNDCPU
CPUT1_F
CPUC1_F
VDDCPU_IO
NC
CPUT2_ITP/SRCT8
CPUC2_ITP/SRCC8
VDDSRC_IO
SRCT7/CR#_F
SRCC7/CR#_E
GNDSRC
SRCT6
SRCC6
VDDSRC
PCI_STOP#
CPU_STOP#
VDDSRC_IO
SRCC10
SRCT10
SRCT11/CR#_H
64-TSSOP
* Internal Pull-Up Resistor
** Internal Pull-Down Resistor
64-MLF
27_Select (power on latch)
Table 1: CPU Frequency Select Table
9LPRS355
PCI1/CR#_B 3
PCI2/TME 4
Output Features:
PCI3 5
PCI4/27_Select 6
•
2 - CPU differential low power push-pull pairs
PCI_F5/ITP_EN 7
GNDPCI 8
•
9 - SRC differential low power push-pull pairs
VDD48 9
•
1 - CPU/SRC selectable differential low power push-pull pair
USB_48MHz/FSLA 10
GND48 11
•
1 - SRC/DOT selectable differential low power push-pull pair
VDD96_IO 12
•
5 - PCI, 33MHz
SRCT0/DOTT_96 13
SRCC0/DOTC_96 14
•
1 - PCI_F, 33MHz free running
GND 15
•
1 - USB, 48MHz
VDDPLL3 16
27MHz_NonSS/SRCT1/SE1/LCD-SST 17
•
1 - REF, 14.318MHz
27MHz_SS/SRCC1/SE2/LCD-SSC 18
GND 19
VDDPLL3_IO 20
Key Specifications:
SRCT2/SATAT 21
SRCC2/SATAC 22
•
CPU outputs cycle-cycle jitter < 85ps
GNDSRC 23
•
SRC output cycle-cycle jitter < 125ps
SRCT3/CR#_C 24
SRCC3/CR#_D 25
•
PCI outputs cycle-cycle jitter < 250ps
VDDSRC_IO 26
•
+/- 100ppm frequency accuracy on CPU & SRC clocks
SRCT4 27
SRCC4 28
GNDSRC 29
Features/Benefits:
SRCT9 30
SRCC9 31
•
Does not require external pass transistor for voltage
SRCC11/CR#_G 32
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
Number of Loads Actually Driven.
Match Point for N & P
[Zo=55Ω]
Voltage / Current
(mA)
1 Load Rs = 2 Loads Rs= 3 Loads Rs =
0.56 / 33
(17Ω)
0.92 / 66
(14Ω)
1.15 / 99
(11.6Ω)
33Ω [39Ω]
-
-
39Ω [43Ω]
22Ω [27Ω]
-
43Ω [43Ω]
27Ω [33Ω]
15Ω [22Ω]
ICS9LPRS355
Datasheet
TSSOP Pin Description
PIN #
PIN NAME
1
PCI0/CR#_A
2
VDDPCI
3
PCI1/CR#_B
TYPE
DESCRIPTION
I/O
3.3V PCI clock output or Clock Request control A for either SRC0 or SRC2 pair
The power-up default is PCI0 output, but this pin may also be used as a Clock Request control
of SRC pair 0 or SRC pair 2 via SMBus. Before configuring this pin as a Clock Request Pin, the
PCI output must first be disabled in byte 2, bit 0 of SMBus address space . After the PCI output
is disabled (high-Z), the pin can then be set to serve as a Clock Request pin for either SRC pair
2 or pair 0 using the CR#_A_EN bit located in byte 5 of SMBUs address space.
Byte 5, bit 7
0 = PCI0 enabled (default)
1= CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair
Byte 5, bit 6
0 = CR#_A controls SRC0 pair (default),
1= CR#_A controls SRC2 pair
PWR
I/O
4
PCI2/TME
I/O
5
PCI3
6
PCI4/27_Select
I/O
7
PCI_F5/ITP_EN
I/O
8
9
GNDPCI
VDD48
10
USB_48MHz/FSLA
11
12
GND48
VDD96_IO
PWR
PWR
13
DOTT_96/SRCT0
OUT
14
DOTC_96/SRCC0
OUT
15
16
GND
VDD
PWR
PWR
OUT
PWR
PWR
I/O
Power supply pin for the PCI outputs, 3.3V nominal
3.3V PCI clock output/Clock Request control B for either SRC1 or SRC4 pair
The power-up default is PCI1 output, but this pin may also be used as a Clock Request control
of SRC pair 1 or SRC pair 4 via SMBus. Before configuring this pin as a Clock Request Pin, the
PCI output must first be disabled in byte 2, bit 1 of SMBus address space . After the PCI output
is disabled (high-Z), the pin can then be set to serve as a Clock Request pin for either SRC pair
1 or pair 4 using the CR#_B_EN bit located in byte 5 of SMBUs address space.
Byte 5, bit 5
0 = PCI1 enabled (default)
1= CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair
Byte 5, bit 4
0 = CR#_B controls SRC1 pair (default)
1= CR#_B controls SRC4 pair
3.3V PCI clock output / Trusted Mode Enable (TME) Latched Input. This pin is sampled on
power-up as follows
0 = Overclocking of CPU and SRC Allowed
1 = Overclocking of CPU and SRC NOT allowed
After being sampled on power-up, this pin becomes a 3.3V PCI Output
3.3V PCI clock output.
3.3V PCI clock output / 27MHz mode select for pin17, 18 strap. On powerup, the logic value on
this pin determines the power-up default of DOT_96/SRC0 and 27MHz/SRC1 output and the
function table for the pin17 and pin18.
Free running PCI clock output and ITP/SRC8 enable strap. This output is not affected by the
state of the PCI_STOP# pin. On powerup, the state of this pin determines whether pins 38 and
39 are an ITP or SRC pair.
0 =SRC8/SRC8#
1 = ITP/ITP#
Ground for PCI clocks.
Power supply for USB clock, nominal 3.3V.
Fixed 48MHz USB clock output. 3.3V./ 3.3V tolerant input for CPU frequency selection. Refer to
input electrical characteristics for Vil_FS and Vih_FS values.
Ground pin for the 48MHz outputs.
1.05V to 3.3V from external power supply
True clock of SRC or DOT96. The power-up default function depends on 27_Select,1= SRC0
0=DOT96
Complement clock of SRC or DOT96. The power-up default function depends on 27_Select,1=
SRC0
0=DOT96
Ground pin for the DOT96 clocks.
Power supply for SRC / SE1 and SE2 clocks, 3.3V nominal.
1205—06/24/14
2
ICS9LPRS355
Datasheet
TSSOP Pin Description (Continued)
PIN #
PIN NAME
TYPE
17
27MHz_NonSS/SRCT1/SE1/LCD-SST
OUT
18
27MHz_SS/SRCC1/SE2/LCD-SSC
OUT
19
20
21
22
23
GND
VDDPLL3_IO
SRCT2/SATAT
SRCC2/SATAC
GNDSRC
PWR
PWR
OUT
OUT
PWR
24
SRCT3/CR#_C
25
SRCC3/CR#_D
26
27
28
29
30
31
VDDSRC_IO
SRCT4
SRCC4
GNDSRC
SRCT9
SRCC9
32
SRCC11/CR#_G
DESCRIPTION
True clock of differential SRC1 clock pair / 3.3V single-ended output. 27_Select determines the
power-up default, 1=27MHz non-spread SE clock, 0 = LCD_SST 100MHz differential clock.
See table 2 for more information.
Complement clock of differential SRC1 clock pair / 3.3V single-ended output. 27_Select
determines the power-up default, 1=27MHz spread SE clock, 0 = LCD_SSC 100MHz
differential clock. See table 2 for more information.
Ground pin for SRC / SE1 and SE2 clocks, PLL3.
1.05V to 3.3V from external power supply
True clock of differential SRC/SATA clock pair.
Complement clock of differential SRC/SATA clock pair.
Ground pin for SRC clocks.
I/O
True clock of differential SRC clock pair/ Clock Request control C for either SRC0 or SRC2 pair
The power-up default is SRCCLK3 output, but this pin may also be used as a Clock Request
control of SRC pair 0 or SRC pair 2 via SMBus. Before configuring this pin as a Clock Request
Pin, the SRC3 output must first be disabled in byte 4, bit 7 of SMBus address space . After the
SRC3 output is disabled, the pin can then be set to serve as a Clock Request pin for either
SRC pair 2 or pair 0 using the CR#_C_EN bit located in byte 5 of SMBUs address space.
Byte 5, bit 3
0 = SRC3 enabled (default)
1= CR#_C enabled. Byte 5, bit 2 controls whether CR#_C controls SRC0 or SRC2 pair
Byte 5, bit 2
0 = CR#_C controls SRC0 pair (default),
1= CR#_C controls SRC2 pair
I/O
Complement clock of differential SRC clock pair/ Clock Request control D for either SRC1 or
SRC4 pair
The power-up default is SRCCLK3 output, but this pin may also be used as a Clock Request
control of SRC pair 1 or SRC pair 4 via SMBus. Before configuring this pin as a Clock Request
Pin, the SRC3 output must first be disabled in byte 4, bit 7 of SMBus address space . After the
SRC3 output is disabled, the pin can then be set to serve as a Clock Request pin for either
SRC pair 1 or pair 4 using the CR#_D_EN bit located in byte 5 of SMBUs address space.
Byte 5, bit 1
0 = SRC3 enabled (default)
1= CR#_D enabled. Byte 5, bit 0 controls whether CR#_D controls SRC1 or SRC4 pair
Byte 5, bit 0
0 = CR#_D controls SRC1 pair (default),
1= CR#_D controls SRC4 pair
PWR
I/O
I/O
PWR
OUT
OUT
I/O
1.05V to 3.3V from external power supply
True clock of differential SRC clock pair 4
Complement clock of differential SRC clock pair 4
Ground pin for SRC clocks.
True clock of differential SRC clock pair.
Complement clock of differential SRC clock pair.
SRC11 complement /Clock Request control for SRC9 pair
The power-up default is SRC11#, but this pin may also be used as a Clock Request control of
SRC9 via SMBus. Before configuring this pin as a Clock Request Pin, the SRC11 output pair
must first be disabled in byte 3, bit 7 of SMBus configuration space After the SRC11 output is
disabled (high-Z), the pin can then be set to serve as a Clock Request for SRC9 pair using byte
6, bit 5 of SMBus configuration space
Byte 6, bit 5
0 = SRC11# enabled (default)
1= CR#_G controls SRC9
1205—06/24/14
3
ICS9LPRS355
Datasheet
TSSOP Pin Description (Continued)
PIN #
PIN NAME
TYPE
33
SRCT11/CR#_H
I/O
34
35
36
SRCT10
SRCC10
VDDSRC_IO
OUT
OUT
PWR
37
CPU_STOP#
IN
38
PCI_STOP#
39
40
41
42
VDDSRC
SRCC6
SRCT6
GNDSRC
IN
43
SRCC7/CR#_E
I/O
44
SRCT7/CR#_F
I/O
45
VDDSRC_IO
PWR
46
CPUC2_ITP/SRCC8
OUT
47
CPUT2_ITP/SRCT8
OUT
48
NC
N/A
PWR
OUT
OUT
PWR
DESCRIPTION
SRC11 true or Clock Request control H for SRC10 pair
The power-up default is SRC11, but this pin may also be used as a Clock Request control of
SRC10 via SMBus. Before configuring this pin as a Clock Request Pin, the SRC11 output pair
must first be disabled in byte 3, bit 7 of SMBus configuration space After the SRC11 output is
disabled (high-Z), the pin can then be set to serve as a Clock Request for SRC10 pair using
byte 6, bit 4 of SMBus configuration space
Byte 6, bit 4
0 = SRC11 enabled (default)
1= CR#_H controls SRC10.
True clock of differential SRC clock pair.
Complement clock of differential SRC clock pair.
1.05V to 3.3V from external power supply
Stops all CPU Clocks, except those set to be free running clocks. In AMT mode 3 bits are
shifted in from the ICH to set the FSC, FSB, FSA values
Stops all PCI Clocks, except those set to be free running clocks. In AMT mode 3 bits are shifted
in from the ICH to set the FSC, FSB, FSA values
VDD pin for SRC Pre-drivers, 3.3V nominal
Complement clock of low power differential SRC clock pair.
True clock of low power differential SRC clock pair.
Ground for SRC clocks
SRC7 complement or Clock Request control E for SRC6 pair
The power-up default is SRC7#, but this pin may also be used as a Clock Request control of
SRC6 via SMBus. Before configuring this pin as a Clock Request Pin, the SRC7 output pair
must first be disabled in byte 3, bit 3 of SMBus configuration space . After the SRC output is
disabled (high-Z), the pin can then be set to serve as a Clock Request for SRC6 pair using byte
6, bit 7 of SMBus configuration space
Byte 6, bit 7
0 = SRC7# enabled (default)
1= CR#_E controls SRC6.
SRC7 true or Clock Request control 8 for SRC8 pair
The power-up default is SRC7, but this pin may also be used as a Clock Request control of
SRC8 via SMBus. Before configuring this pin as a Clock Request Pin, the SRC7 output pair
must first be disabled in byte 3, bit 3 of SMBus configuration space After the SRC output is
disabled (high-Z), the pin can then be set to serve as a Clock Request for SRC8 pair using byte
6, bit 6 of SMBus configuration space
Byte 6, bit 6
0 = SRC7# enabled (default)
1 = CR#_F controls SRC8.
1.05V to 3.3V from external power supply
Complement clock of low power differential CPU2/Complement clock of differential SRC pair.
The function of this pin is determined by the latched input value on pin 7, PCIF5/ITP_EN on
powerup. The function is as follows:
Pin 7 latched input Value
0 = SRC8#
1 = ITP#
True clock of low power differential CPU2/True clock of differential SRC pair. The function of
this pin is determined by the latched input value on pin 7, PCIF5/ITP_EN on powerup. The
function is as follows:
Pin 7 latched input Value
0 = SRC8
1 = ITP
No Connect
1205—06/24/14
4
ICS9LPRS355
Datasheet
TSSOP Pin Description (Continued)
PIN #
49
VDDCPU_IO
PIN NAME
TYPE
PWR
50
CPUC1_F
OUT
51
CPUT1_F
OUT
True clock of low power differential CPU clock pair. This clock will be free-running during iAMT.
52
53
54
55
56
GNDCPU
CPUC0
CPUT0
VDDCPU
CK_PWRGD/PD#
PWR
OUT
OUT
PWR
IN
57
FSLB/TEST_MODE
58
59
60
61
GNDREF
X2
X1
VDDREF
62
REF0/FSLC/TEST_SEL
I/O
63
64
SDATA
SCLK
I/O
IN
Ground Pin for CPU Outputs
Complement clock of low power differential CPU clock pair.
True clock of low power differential CPU clock pair.
Power Supply 3.3V nominal.
Notifies CK505 to sample latched inputs, or iAMT entry/exit, or PWRDWN# mode
3.3V tolerant input for CPU frequency selection. Refer to input electrical characteristics for
Vil_FS and Vih_FS values. TEST_MODE is a real time input to select between Hi-Z and REF/N
divider mode while in test mode. Refer to Test Clarification Table.
Ground pin for crystal oscillator circuit
Crystal output, nominally 14.318MHz.
Crystal input, Nominally 14.318MHz.
Power pin for the REF outputs, 3.3V nominal.
3.3V 14.318MHz reference clock/3.3V tolerant low threshold input for CPU frequency selection.
Refer to input electrical characteristics for Vil_FS and Vih_FS values/ TEST_SEL: 3-level
latched input to enable test mode. Refer to Test Clarification Table.
Data pin for SMBus circuitry, 5V tolerant.
Clock pin of SMBus circuitry, 5V tolerant.
IN
PWR
OUT
IN
PWR
DESCRIPTION
1.05V to 3.3V from external power supply
Complement clock of low power differenatial CPU clock pair. This clock will be free-running
during iAMT.
1205—06/24/14
5
ICS9LPRS355
Datasheet
FSLB/TEST_MODE
CK_PWRGD/PD#
VDDCPU
CPUT0
CPUC0
GNDCPU
CPUT1_F
CPUC1_F
VDDCPU_IO
NC
CPUT2_ITP/SRCT8
CPUC2_ITP/SRCC8
VDDSRC_IO
SRCT7/CR#_F
SRCC7/CR#_E
GNDSRC
Pin Configuration
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
GNDREF 1
48 SRCT6
X2 2
47 SRCC6
X1 3
46 VDDSRC
VDDREF 4
45 PCI_STOP#
REF0/FSLC/TEST_SEL 5
44 CPU_STOP#
SDATA 6
43 VDDSRC_IO
SCLK
PCI0/CR#_A
VDDPCI
PCI1/CR#_B
7
8
9
10
42
41
40
39
9LPRS355
SRCC10
SRCT10
SRCT11/CR#_H
SRCC11/CR#_G
PCI2/TME 11
38 SRCC9
PCI3 12
37 SRCT9
PCI4/27_Select 13
36 GNDSRC
PCI_F5/ITP_EN 14
35 SRCC4
GNDPCI 15
34 SRCT4
23
24
25
26
VDD96_IO
SRCT0/DOTT_96
SRCC0/DOTC_96
GND
VDDPLL3
27MHz_NonSS/SRCT1/SE1/LCD-SST
27MHz_SS/SRCC1/SE2/LCD-SSC
GND
64-pin MLF
1205—06/24/14
6
27
28
29
30
31
32
SRCC3/CR#_D
22
SRCT3/CR#_C
21
GNDSRC
20
SRCC2/SATAC
19
VDDPLL3_IO
18
SRCT2/SATAT
17
GND48
33 VDDSRC_IO
USB_48MHz/FSLA
VDD48 16
ICS9LPRS355
Datasheet
MLF Pin Description
PIN #
PIN NAME
TYPE
DESCRIPTION
PWR
OUT
IN
PWR
Ground pin for crystal oscillator circuit
Crystal output, nominally 14.318MHz.
Crystal input, Nominally 14.318MHz.
Power pin for the REF outputs, 3.3V nominal.
3.3V 14.318MHz reference clock/3.3V tolerant low threshold input for CPU frequency selection.
Refer to input electrical characteristics for Vil_FS and Vih_FS values/ TEST_SEL: 3-level
latched input to enable test mode. Refer to Test Clarification Table.
Data pin for SMBus circuitry, 5V tolerant.
Clock pin of SMBus circuitry, 5V tolerant.
1
2
3
4
GNDREF
X2
X1
VDDREF
5
REF0/FSLC/TEST_SEL
I/O
6
7
SDATA
SCLK
I/O
IN
8
PCI0/CR#_A
9
VDDPCI
10
PCI1/CR#_B
I/O
PWR
I/O
11
PCI2/TME
I/O
12
PCI3
13
PCI4/27_Select
I/O
14
PCI_F5/ITP_EN
I/O
15
16
GNDPCI
VDD48
OUT
PWR
PWR
3.3V PCI clock output or Clock Request control A for either SRC0 or SRC2 pair
The power-up default is PCI0 output, but this pin may also be used as a Clock Request control
of SRC pair 0 or SRC pair 2 via SMBus. Before configuring this pin as a Clock Request Pin, the
PCI output must first be disabled in byte 2, bit 0 of SMBus address space . After the PCI output
is disabled (high-Z), the pin can then be set to serve as a Clock Request pin for either SRC pair
2 or pair 0 using the CR#_A_EN bit located in byte 5 of SMBUs address space.
Byte 5, bit 7
0 = PCI0 enabled (default)
1= CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair
Byte 5, bit 6
0 = CR#_A controls SRC0 pair (default),
1= CR#_A controls SRC2 pair
Power supply pin for the PCI outputs, 3.3V nominal
3.3V PCI clock output/Clock Request control B for either SRC1 or SRC4 pair
The power-up default is PCI1 output, but this pin may also be used as a Clock Request control
of SRC pair 1 or SRC pair 4 via SMBus. Before configuring this pin as a Clock Request Pin, the
PCI output must first be disabled in byte 2, bit 1 of SMBus address space . After the PCI output
is disabled (high-Z), the pin can then be set to serve as a Clock Request pin for either SRC pair
1 or pair 4 using the CR#_B_EN bit located in byte 5 of SMBUs address space.
Byte 5, bit 5
0 = PCI1 enabled (default)
1= CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair
Byte 5, bit 4
0 = CR#_B controls SRC1 pair (default)
1= CR#_B controls SRC4 pair
3.3V PCI clock output / Trusted Mode Enable (TME) Latched Input. This pin is sampled on
power-up as follows
0 = Overclocking of CPU and SRC Allowed
1 = Overclocking of CPU and SRC NOT allowed
After being sampled on power-up, this pin becomes a 3.3V PCI Output
3.3V PCI clock output.
3.3V PCI clock output / 27MH mode select for pin24, 25 strap. On powerup, the logic value on
this pin determines the power-up default of DOT_96/SRC0 and 27MHz/SRC1 output and the
function table for the pin24 and pin25.
Free running PCI clock output and ITP/SRC8 enable strap. This output is not affected by the
state of the PCI_STOP# pin. On powerup, the state of this pin determines whether pins 38 and
39 are an ITP or SRC pair.
0 =SRC8/SRC8#
1 = ITP/ITP#
Ground for PCI clocks.
Power supply for USB clock, nominal 3.3V.
1205—06/24/14
7
ICS9LPRS355
Datasheet
MLF Pin Description (Continued)
PIN #
PIN NAME
TYPE
17
USB_48MHz/FSLA
18
19
GND48
VDD96_IO
PWR
PWR
20
SRCT0/DOTT_96
OUT
21
SRCC0/DOTC_96
OUT
22
23
GND
VDDPLL3
PWR
PWR
24
27MHz_NonSS/SRCT1/SE1/LCD-SST
OUT
25
27MHz_SS/SRCC1/SE2/LCD-SSC
OUT
26
27
28
29
30
GND
VDDPLL3_IO
SRCT2/SATAT
SRCC2/SATAC
GNDSRC
PWR
PWR
OUT
OUT
PWR
31
32
SRCT3/CR#_C
SRCC3/CR#_D
I/O
DESCRIPTION
Fixed 48MHz USB clock output. 3.3V./ 3.3V tolerant input for CPU frequency selection. Refer to
input electrical characteristics for Vil_FS and Vih_FS values.
Ground pin for the 48MHz outputs.
1.05V to 3.3V from external power supply
True clock of SRC or DOT96. The power-up default function depends on 27_Select,1= SRC0
0=DOT96
Complement clock of SRC or DOT96. The power-up default function depends on 27_Select,1=
SRC0
0=DOT96
Ground pin for the DOT96 clocks.
Power supply for SRC / SE1 and SE2 clocks, 3.3V nominal.
True clock of differential SRC1 clock pair / 3.3V single-ended output. 27_Select determines the
power-up default, 1=27MHz non-spread SE clock, 0 = LCD_SST 100MHz differential clock. See
table 2 for more information.
Complement clock of differential SRC1 clock pair / 3.3V single-ended output. 27_Select
determines the power-up default, 1=27MHz spread SE clock, 0 = LCD_SSC 100MHz differential
clock. See table 2 for more information.
Ground pin for SRC / SE1 and SE2 clocks, PLL3.
1.05V to 3.3V from external power supply
True clock of differential SRC/SATA clock pair.
Complement clock of differential SRC/SATA clock pair.
Ground pin for SRC clocks.
I/O
True clock of differential SRC clock pair/ Clock Request control C for either SRC0 or SRC2 pair
The power-up default is SRCCLK3 output, but this pin may also be used as a Clock Request
control of SRC pair 0 or SRC pair 2 via SMBus. Before configuring this pin as a Clock Request
Pin, the SRC3 output must first be disabled in byte 4, bit 7 of SMBus address space . After the
SRC3 output is disabled, the pin can then be set to serve as a Clock Request pin for either SRC
pair 2 or pair 0 using the CR#_C_EN bit located in byte 5 of SMBUs address space.
Byte 5, bit 3
0 = SRC3 enabled (default)
1= CR#_C enabled. Byte 5, bit 2 controls whether CR#_C controls SRC0 or SRC2 pair
Byte 5, bit 2
0 = CR#_C controls SRC0 pair (default),
1= CR#_C controls SRC2 pair
I/O
Complementary clock of differential SRC clock pair/ Clock Request control D for either SRC1
or SRC4 pair
The power-up default is SRCCLK3 output, but this pin may also be used as a Clock Request
control of SRC pair 1 or SRC pair 4 via SMBus. Before configuring this pin as a Clock Request
Pin, the SRC3 output must first be disabled in byte 4, bit 7 of SMBus address space . After the
SRC3 output is disabled, the pin can then be set to serve as a Clock Request pin for either SRC
pair 1 or pair 4 using the CR#_D_EN bit located in byte 5 of SMBUs address space.
Byte 5, bit 1
0 = SRC3 enabled (default)
1= CR#_D enabled. Byte 5, bit 0 controls whether CR#_D controls SRC1 or SRC4 pair
Byte 5, bit 0
0 = CR#_D controls SRC1 pair (default),
1= CR#_D controls SRC4 pair
1205—06/24/14
8
ICS9LPRS355
Datasheet
MLF Pin Description (Continued)
PIN #
33
34
35
36
37
38
39
PIN NAME
VDDSRC_IO
SRCT4
SRCC4
GNDSRC
SRCT9
SRCC9
SRCC11/CR#_G
40
SRCT11/CR#_H
41
42
43
SRCT10
SRCC10
VDDSRC_IO
TYPE
PWR
I/O
I/O
PWR
OUT
OUT
DESCRIPTION
1.05V to 3.3V from external power supply
True clock of differential SRC clock pair 4
Complement clock of differential SRC clock pair 4
Ground pin for SRC clocks.
True clock of differential SRC clock pair.
Complement clock of differential SRC clock pair.
I/O
SRC11 complement /Clock Request control for SRC9 pair
The power-up default is SRC11#, but this pin may also be used as a Clock Request control of
SRC9 via SMBus. Before configuring this pin as a Clock Request Pin, the SRC11 output pair
must first be disabled in byte 3, bit 7 of SMBus configuration space After the SRC11 output is
disabled (high-Z), the pin can then be set to serve as a Clock Request for SRC9 pair using byte
6, bit 5 of SMBus configuration space
Byte 6, bit 5
0 = SRC11# enabled (default)
1= CR#_G controls SRC9
I/O
SRC11 true or Clock Request control H for SRC10 pair
The power-up default is SRC11, but this pin may also be used as a Clock Request control of
SRC10 via SMBus. Before configuring this pin as a Clock Request Pin, the SRC11 output pair
must first be disabled in byte 3, bit 7 of SMBus configuration space After the SRC11 output is
disabled (high-Z), the pin can then be set to serve as a Clock Request for SRC10 pair using
byte 6, bit 4 of SMBus configuration space
Byte 6, bit 4
0 = SRC11 enabled (default)
1= CR#_H controls SRC10.
OUT
OUT
PWR
44
CPU_STOP#
IN
45
PCI_STOP#
IN
46
47
48
VDDSRC
SRCC6
SRCT6
PWR
OUT
OUT
True clock of differential SRC clock pair.
Complement clock of differential SRC clock pair.
1.05V to 3.3V from external power supply
Stops all CPU Clocks, except those set to be free running clocks. In AMT mode 3 bits are
shifted in from the ICH to set the FSC, FSB, FSA values
Stops all PCI Clocks, except those set to be free running clocks. In AMT mode 3 bits are shifted
in from the ICH to set the FSC, FSB, FSA values
VDD pin for SRC Pre-drivers, 3.3V nominal
Complement clock of low power differential SRC clock pair.
True clock of low power differential SRC clock pair.
1205—06/24/14
9
ICS9LPRS355
Datasheet
MLF Pin Description (Continued)
PIN #
49
50
PIN NAME
GNDSRC
SRCC7/CR#_E
51
SRCT7/CR#_F
52
VDDSRC_IO
53
CPUC2_ITP/SRCC8
TYPE
PWR
DESCRIPTION
Ground for SRC clocks
I/O
SRC7 complement or Clock Request control E for SRC6 pair
The power-up default is SRC7#, but this pin may also be used as a Clock Request control of
SRC6 via SMBus. Before configuring this pin as a Clock Request Pin, the SRC7 output pair
must first be disabled in byte 3, bit 3 of SMBus configuration space . After the SRC output is
disabled (high-Z), the pin can then be set to serve as a Clock Request for SRC6 pair using byte
6, bit 7 of SMBus configuration space
Byte 6, bit 7
0 = SRC7# enabled (default)
1= CR#_E controls SRC6.
I/O
SRC7 true or Clock Request control 8 for SRC8 pair
The power-up default is SRC7, but this pin may also be used as a Clock Request control of
SRC8 via SMBus. Before configuring this pin as a Clock Request Pin, the SRC7 output pair
must first be disabled in byte 3, bit 3 of SMBus configuration space After the SRC output is
disabled (high-Z), the pin can then be set to serve as a Clock Request for SRC8 pair using byte
6, bit 6 of SMBus configuration space
Byte 6, bit 6
0 = SRC7# enabled (default)
1 = CR#_F controls SRC8.
PWR
1.05V to 3.3V from external power supply
OUT
Complement clock of low power differential CPU2/Complement clock of differential SRC pair.
The function of this pin is determined by the latched input value on pin 7, PCIF5/ITP_EN on
powerup. The function is as follows:
Pin 7 latched input Value
0 = SRC8#
1 = ITP#
True clock of low power differential CPU2/True clock of differential SRC pair. The function of this
pin is determined by the latched input value on pin 7, PCIF5/ITP_EN on powerup. The function is
as follows:
Pin 7 latched input Value
0 = SRC8
1 = ITP
54
CPUT2_ITP/SRCT8
OUT
55
56
NC
VDDCPU_IO
N/A
PWR
57
CPUC1_F
OUT
Complement clock of low power differenatial CPU clock pair. This clock will be free-running
during iAMT.
58
CPUT1_F
OUT
True clock of low power differential CPU clock pair. This clock will be free-running during iAMT.
59
60
61
62
63
GNDCPU
CPUC0
CPUT0
VDDCPU
CK_PWRGD/PD#
PWR
OUT
OUT
PWR
IN
Ground Pin for CPU Outputs
Complement clock of low power differential CPU clock pair.
True clock of low power differential CPU clock pair.
Power Supply 3.3V nominal.
Notifies CK505 to sample latched inputs, or iAMT entry/exit, or PWRDWN# mode
64
FSLB/TEST_MODE
IN
No Connect
1.05V to 3.3V from external power supply
3.3V tolerant input for CPU frequency selection. Refer to input electrical characteristics for
Vil_FS and Vih_FS values. TEST_MODE is a real time input to select between Hi-Z and REF/N
divider mode while in test mode. Refer to Test Clarification Table.
1205—06/24/14
10
ICS9LPRS355
Datasheet
General Description
ICS9LPRS355 follows Intel CK505 Yellow Cover specification. This clock synthesizer provides a single chip solution for next
generation P4 Intel processors and Intel chipsets. ICS9LPRS355 is driven with a 14.318MHz crystal. It also provides a tight
ppm accuracy output for Serial ATA and PCI-Express support.
Block Diagram
X1
REF
R EF
X2
OSC
CPU(1:0)
SRC8/CPU_ITP
CPU
CPU PLL1
SS
SRC
SRC(11-9,4:3, 7:6)
SR C _M A IN
PCI33MHz
SRC
PCIF5 (4:0)
PCI33MHz
PLL3
SS
SRC2/SATA
FSLA
CKPWRGD/PD#
PCI_STOP#
27MHz/SRC1/SE(2:1)
CPU_STOP#
CR#_(A:H)
27_Select
Control
Logic
Differential Output
SE Outputs
TME, ITP_EN
7
FSLC/TESTSEL
FSLB/TESTMODE
27MHz_NonSS
PLL2
Non-SS
SRC0/DOT96
SATA
DOT96MHz
48MHz
48MHz
Power Groups
Pin Number
VDD
GND
49
52
55
52
26, 36, 45
23, 29, 42
39
23, 29, 42
20
19
16
19
12
11
9
11
61
58
2
8
Description
CPUCLK
Low power outputs
Master Clock, Analog
Low power outputs
SRCCLK
PLL 1
Low power outputs
PLL3/SE
PLL 3
DOT 96Mhz
Low power outputs
USB 48
Xtal, REF
PCICLK
1205—06/24/14
11
ICS9LPRS355
Datasheet
Absolute Maximum Ratings
PARAMETER
SYMBOL
CONDITIONS
MIN
MAX
UNITS
Notes
Maximum Supply Voltage
VDDxxx
Supply Voltage
4.6
V
1,7
Maximum Supply Voltage
VDDxxx_IO
Low-Voltage Differential I/O Supply
3.8
V
1,7
Maximum Input Voltage
VIH
3.3V LVCMOS Inputs
V
1,7,8
Minimum Input Voltage
VIL
Any Input
GND - 0.5
V
1,7
Storage Temperature
Ts
-
-65
Case Temperature
Tcase
Input ESD protection
ESD prot
Human Body Model
4.6
150
°
115
°C
1
V
1,7
MAX
UNITS
2000
C
1,7
Electrical Characteristics - Input/Supply/Common Output Parameters
PARAMETER
SYMBOL
CONDITIONS
MIN
TYPICAL
Notes
Ambient Operating Temp
Tambient
-
0
70
°C
1
Supply Voltage
VDDxxx
Supply Voltage
3.135
3.465
V
1
Supply Voltage
VDDxxx_IO
Low-Voltage Differential I/O Supply
1
3.465
V
1
Input High Voltage
VIHSE
Single-ended inputs
2
VDD + 0.3
V
1
Input Low Voltage
VILSE
Single-ended inputs
VSS - 0.3
0.8
V
1
Input Leakage Current
IIN
-5
5
uA
1
Input Leakage Current
IINRES
VIN = VDD , VIN = GND
Inputs with pull or pull down
resistors
VIN = VDD , VIN = GND
-200
200
uA
1
Output High Voltage
VOHSE
Single-ended outputs, IOH = -1mA
V
1
Output Low Voltage
VOLSE
Single-ended outputs, IOL = 1 mA
0.4
V
1
Output High Voltage
VOHDIF
Differential Outputs, IOH = TBD mA
Output Low Voltage
Low Threshold InputHigh Voltage (Test Mode)
Low Threshold InputHigh Voltage
Low Threshold InputLow Voltage
VOLDIF
Differential Outputs, IOL = TBD mA
VIH_FS_TEST
3.3 V +/-5%
VIH_FS
VIL_FS
0.9
V
1
0.4
V
1
2
VDD + 0.3
V
1
3.3 V +/-5%
0.7
1.5
V
1
3.3 V +/-5%
VSS - 0.3
0.35
V
1
3.3V supply, PLL3 off
95
250
mA
1
IDD_PLL3DIF
106
250
mA
1
101
250
mA
1
32
80
mA
1
26
30
mA
1
0.23
0.5
mA
1
47
80
mA
1
1
iAMT Mode Current
IDD_iAMT3.3
IDD_iAMT0.8
VDD_IO IO supply, iAMTMode
Input Frequency
Fi
VDD = 3.3 V
Pin Inductance
Lpin
CIN
Logic Inputs
Input Capacitance
COUT
Output pin capacitance
CINX
X1 & X2 pins
fSSMOD
Triangular Modulation
IDD_PLL3SE
IDD_IO
IDD_PD3.3
Power Down Current
Spread Spectrum Modulation
Frequency
0.7
IDD_DEFAULT
3.3V supply, PLL3 Differential Out
3.3V supply, PLL3 Single-ended
Out
VDD_IO supply, Differential IO
current, all outputs enabled
3.3V supply, Power Down Mode
VDD_IO IO supply, Power Down
Mode
3.3V supply, iAMT Mode
Operating Supply Current
2.4
IDD_PDIO
1205—06/24/14
12
25
5
1.5
30
10
mA
14.318
MHz
2
7
nH
1
5
pF
1
6
pF
1
5
pF
1
33
kHz
1
ICS9LPRS355
Datasheet
AC Electrical Characteristics - Input/Common Parameters
PARAMETER
SYMBOL
Clk Stabilization
T STAB
Tdrive_SRC
T DRSRC
Tdrive_PD#
T DRPD
Tdrive_CPU
T DRSRC
Tfall_PD#
T FALL
Trise_PD#
T RISE
CONDITIONS
From VDD Power-Up or deassertion of PD# to 1st clock
SRC output enable after
PCI_STOP# de-assertion
Differential output enable after
PD# de-assertion
CPU output enable after
CPU_STOP# de-assertion
MIN
Fall/rise time of PD#, PCI_STOP#
and CPU_STOP# inputs
MAX
UNITS
Notes
1.8
ms
1
15
ns
1
300
us
1
10
ns
1
5
ns
1
5
ns
1
AC Electrical Characteristics - Low Power Differential Outputs
PARAMETER
SYMBOL
CONDITIONS
MIN
MAX
UNITS
NOTES
Rising Edge Slew Rate
tSLR
Differential Measurement
2.5
8
V/ns
1,2
Falling Edge Slew Rate
tFLR
Differential Measurement
2.5
8
V/ns
1,2
Slew Rate Variation
tSLVAR
Single-ended Measurement
20
%
1
Maximum Output Voltage
VHIGH
Includes overshoot
1150
mV
1
Minimum Output Voltage
VLOW
Includes undershoot
mV
1
Differential Voltage Swing
VSWING
Differential Measurement
300
Crossing Point Voltage
VXABS
Single-ended Measurement
300
Crossing Point Variation
VXABSVAR
Single-ended Measurement
Duty Cycle
DCYC
Differential Measurement
CPU Jitter - Cycle to Cycle
CPUJ C2C
SRC Jitter - Cycle to Cycle
DOT Jitter - Cycle to Cycle
CPU[1:0] Skew
CPUSKEW10
CPU[2_ITP:0] Skew
SRC[10:0] Skew
-300
mV
1
550
mV
1,3,4
140
mV
1,3,5
55
%
1
Differential Measurement
85
ps
1
SRCJ C2C
Differential Measurement
125
ps
1
DOTJ C2C
Differential Measurement
250
ps
1
Differential Measurement
100
ps
1
CPUSKEW20
Differential Measurement
150
ps
1
SRCSKEW
Differential Measurement
TBD
ps
1
45
Electrical Characteristics - 27MHz_Spread / 27MHz_NonSpread
PARAMETER
SYMBOL
CONDITIONS
MIN
Long Accuracy
ppm
see Tperiod min-max values
15
37.0376
Tperiod
27.000MHz output nominal
37.0365
VOH
IOH = -1 mA
2.4
Output Low Voltage
VOL
IOL = 1 mA
V OH @MIN = 1.0 V
-29
VOH@MAX = 3.135 V
-23
VOL @ MIN = 1.95 V
29
IOL
Edge Rate
tslewr/f
Rising/Falling edge rate
Rise Time
tr1
Fall Time
tf1
Duty Cycle
VOL @ MAX = 0.4 V
UNITS
ppm
V
0.55
Output Low Current
Jitter
Notes
1,2
1,2,3
1
V
1
mA
1
mA
1
mA
1
27
mA
1
1
4
V/ns
1
VOL = 0.4 V, VOH = 2.4 V
0.5
2
ns
1
VOH = 2.4 V, VOL = 0.4 V
0.5
2
ns
1
dt1
VT = 1.5 V
45
55
%
1
tltj
Long Term (10us)
800
ps
1
200
ps
1
200
ps
1
tjpk-pk
-200
tjcyc-cyc
VT = 1.5 V
*TA = 0 - 70°C; Supply Voltage VDD = 3.3 V +/-5%, CL = 20 pF with Rs = 7Ω
1
-15
Clock period
IOH
MAX
50
Output High Voltage
Output High Current
TYP
-50
Guaranteed by design and characterization, not 100% tested in production.
2
All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REFOUT is at 14.31818MHz
3
At nominal voltage and temperature
1205—06/24/14
13
ICS9LPRS355
Datasheet
Electrical Characteristics - PCICLK/PCICLK_F
PARAMETER
SYMBOL
CONDITIONS
MIN
MAX
UNITS
NOTES
Long Accuracy
ppm
see Tperiod min-max values
-300
300
ppm
1,6
Clock period
T peri od
Absolute min/max period
T abs
33.33MHz output nominal/spread
29.49100
Output High Voltage
VOH
IOH = -1 mA
2.4
Output Low Voltage
VOL
33.33MHz output nominal
33.33MHz output spread
29.99100
IOL = 1 mA
V OH @MIN = 1.0 V
30.00900
ns
6
30.15980
ns
6
30.65980
ns
6
V
1
0.4
V
1
mA
1
-33
mA
1
mA
1
38
mA
1
4
V/ns
1
1
-33
Output High Current
IOH
Output Low Current
IOL
Rising Edge Slew Rate
tSLR
Measured from 0.8 to 2.0 V
Falling Edge Slew Rate
tFLR
Measured from 2.0 to 0.8 V
1
4
V/ns
Duty Cycle
dt1
VT = 1.5 V
45
55
%
1
Skew
tskew
VT = 1.5 V
250
ps
1
Intentional PCI-PCI delay
tdelay
VT = 1.5 V
Jitter, Cycle to cycle
tjc yc-c yc
VT = 1.5 V
VOH@MAX = 3.135 V
VOL @ MIN = 1.95 V
30
VOL @ MAX = 0.4 V
1
ps
1,9
500
ps
1
200 nominal
Intentional PCI Clock to Clock Delay
200 ps nominal steps
PCI0
PCI1
PCI2
PCI3
PCI4
PCI_F5
1.0ns
Electrical Characteristics - USB48MHz
PARAMETER
Long Accuracy
SYMBOL
ppm
CONDITIONS
see Tperiod min-max values
MIN
-100
MAX
100
UNITS
ppm
NOTES
Clock period
T peri od
48.00MHz output nominal
20.83125
20.83542
ns
2
Absolute min/max period
Tabs
48.00MHz output nominal
20.48130
21.18540
ns
2
Output High Voltage
VOH
IOH = -1 mA
2.4
V
1
Output Low Voltage
VOL
IOL = 1 mA
0.4
V
1
Output High Current
IOH
mA
1
Output Low Current
IOL
V OH @MIN = 1.0 V
-29
VOH@MAX = 3.135 V
VOL @ MIN = 1.95 V
-23
mA
1
mA
1
27
mA
1
29
VOL @ MAX = 0.4 V
1,2
Rising Edge Slew Rate
tSLR
Measured from 0.8 to 2.0 V
1
2
V/ns
1
Falling Edge Slew Rate
tFLR
Measured from 2.0 to 0.8 V
1
2
V/ns
1
Duty Cycle
dt1
VT = 1.5 V
45
55
%
1
Jitter, Cycle to cycle
tjc yc-c yc
VT = 1.5 V
350
ps
1
1205—06/24/14
14
ICS9LPRS355
Datasheet
Electrical Characteristics - SMBus Interface
PARAMETER
SYMBOL
SMBus Voltage
VDD
CONDITIONS
Low-level Output Voltage
Current sinking at
VOLSMB = 0.4 V
SCLK/SDATA
Clock/Data Rise Time
SCLK/SDATA
Clock/Data Fall Time
Maximum SMBus Operating
Frequency
VOLSMB
@ IPULLUP
IPULLUP
SMB Data Pin
T FI2C
(Max VIL - 0.15) to
(Min VIH + 0.15)
(Min VIH + 0.15) to
(Max VIL - 0.15)
F SMBUS
Block Mode
T RI2C
MIN
MAX
UNITS
2.7
5.5
V
1
0.4
V
1
mA
1
1000
ns
1
300
ns
1
100
kHz
1
4
Notes
Electrical Characteristics - REF-14.318MHz
PARAMETER
SYMBOL
CONDITIONS
MIN
MAX
UNITS
Notes
Long Accuracy
ppm
see Tperiod min-max values
-300
300
ppm
1,2
2
Clock period
Tperiod
14.318MHz output nominal
69.8203
69.8622
ns
Absolute min/max period
Tabs
14.318MHz output nominal
69.8203
70.86224
ns
2
Output High Voltage
VOH
IOH = -1 mA
2.4
V
1
Output Low Voltage
VOL
IOL = 1 mA
0.4
V
1
Output High Current
IOH
-33
-33
mA
1
Output Low Current
IOL
30
38
mA
1
1
VOH @MIN = 1.0 V,
VOH@MAX = 3.135 V
VOL @MIN = 1.95 V,
VOL @MAX = 0.4 V
Rising Edge Slew Rate
tSLR
Measured from 0.8 to 2.0 V
1
4
V/ns
Falling Edge Slew Rate
tFLR
Measured from 2.0 to 0.8 V
1
4
V/ns
1
Duty Cycle
dt1
VT = 1.5 V
45
55
%
1
Jitter
tjcyc-c yc
VT = 1.5 V
1000
ps
1
Notes on Electrical Characteristics:
1
Guaranteed by design and characterization, not 100% tested in production.
2
Slew rate measured through Vswing centered around differential zero
3
Vxabs is defined as the voltage where CLK = CLK#
4
Only applies to the differential rising edge (CLK rising and CLK# falling)
Defined as the total variation of all crossing voltages of CLK rising and CLK# falling. Matching applies to rising edge rate of CLK
and falling edge of CLK#. It is measured using a +/-75mV window centered on the average cross point where CLK meets CLK#.
5
6
All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REFOUT is at 14.31818MHz
7
Operation under these conditions is neither implied, nor guaranteed.
8
Maximum input voltage is not to exceed maximum VDD
9
See PCI Clock-to-Clock Delay Figure
1205—06/24/14
15
ICS9LPRS355
Datasheet
Table 1: CPU Frequency Select Table
2
FS LC
B0b7
0
0
0
0
1
1
1
1
1
FS LB
B0b6
0
0
1
1
0
0
1
1
1
FS LA
B0b5
0
1
0
1
0
1
0
1
CPU
MHz
266.66
133.33
200.00
166.66
333.33
100.00
400.00
SRC
MHz
PCI
MHz
REF
MHz
USB
MHz
DOT
MHz
100.00
33.33
14.318
48.00
96.00
Reserved
1. FSLA and FSLB are low-threshold inputs.Please see VIL_FS and VIH_FS specifications in
the Input/Supply/Common Output Parameters Table for correct values.
Also refer to the Test Clarification Table.
2. FSLC is a three-level input. Please see the VIL_FS and VIH_FS
specifications in the Input/Supply/Common Output Parameters Table for correct values.
Table 2: PLL3 Quick Configuration
B1b4
27_Select
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
B1b3
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
B1b2
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
B1b1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Pin17 (TSSOP) Pin18 (TSSOP)
/ Pin24 (MLF) / Pin25 (MLF)
MHz
MHz
100.00
100.00
100.00
100.00
100.00
100.00
N/A
24.576
24.576
98.304
27.000
25.000
N/A
N/A
N/A
N/A
N/A
100.00
100.00
100.00
100.00
100.00
100.00
N/A
24.576
98.304
98.304
27.000
25.000
N/A
N/A
N/A
N/A
N/A
27MHz_nonSS
27MHz_nonSS
27MHz_nonSS
27MHz_nonSS
27MHz_nonSS
27MHz_nonSS
27MHz_nonSS
27MHz_nonSS
27MHz_nonSS
27MHz_SS
27MHz_SS
27MHz_SS
27MHz_SS
27MHz_SS
27MHz_SS
27MHz_SS
27MHz_SS
27MHz_SS
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
1205—06/24/14
16
Spread
Comment
%
PLL 3 disabled
0.5% Down Spread
SRCCLK1 from SRC_MAIN
0.5% Down Spread
Only SRCCLK1 from PLL3
1% Down Spread
Only SRCCLK1 from PLL3
1.5% Down Spread
Only SRCCLK1 from PLL3
2% Down Spread
Only SRCCLK1 from PLL3
2.5% Down Spread
Only SRCCLK1 from PLL3
N/A
N/A
None
24.576Mhz on SE1 and SE2
None
24.576Mhz on SE1, 98.304Mhz on SE2
None
98.304Mhz on SE1 and SE2
None
27Mhz on SE1 and SE2
None
25Mhz on SE1 and SE2
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
0.5% Down Spread
1% Down Spread
1.5% Down Spread
2% Down Spread
0.75% Down Spread
1.25% Down Spread
1.75% Down Spread
0.5% Center Spread
0.75% Center Spread
ICS9LPRS355
Datasheet
Table 3: IO_Vout select table
B9b2
B9b1
B9b0 IO_Vout
0.3V
0
0
0
0.4V
0
0
1
0.5V
0
1
0
0.6V
0
1
1
0.7V
1
0
0
0.8V
1
0
1
0.9V
1
1
0
1.0V
1
1
1
CPU Power Management Table
PD# CPU_STOP#
1
0
1
1
PCI_STOP#
CR#
1
X
1
X
X
X
0
X
X
X
X
X
SMBus
Register OE
CPU(0,2)
CPU(0,2)#
Running
Running
Running
Low
Low/20K
Low
Low
High
Low
Low/20K
Low
Low/20K
Low
Running
Running
Low/20K
Low
SRC/LCD
SRC#/LCD#
CPU1
CPU1#
Enable
Running
Enable
Low/20K
Enable
High
Disable
M1
SRC, LCD, DOT Power Management Table
PD# CPU_STOP#
1
X
0
1
X
X
1
X
1
X
PCI_STOP#
CR#
1
X
0
X
0
X
X
SMBus
Register OE
Free-Run
SRC/LCD SRC#/LCD#
PCI Stoppable/CR
Selected
Running
Running
X
0
1
X
1
X
X
Low
Low
X
Enable
Running
Running
High
Low
Running
Running
1
X
Enable
Running
Running
Low/20K
Low
Running
Running
Disable
Low/20K
Low
Low/20K
Low
Low/20K
Low
Low/20K
Low
Low/20K
Low
Low/20K
Low
USB
REF
Running
Running
Low/20K
Low
CR#
SMBus
Register OE
PCIF/PCI
PCIF/PCI
Free-run
Stoppable
1
X
X
Enable
Running
Running
X
Enable
Low
Low
Low
Low
X
Enable
Running
Low
Running
Running
X
Disable
Low
Low
Low
Low
Low
Low
Low
Low
M1
Running
Running
Low/20K
PCI_STOP#
0
X
Running
Low/20K
Running
Enable
Singled-ended Power Management Table
1
DOT#
Enable
M1
PD# CPU_STOP#
DOT
1205—06/24/14
17
ICS9LPRS355
Datasheet
General SMBus serial interface information for the ICS9LPRS355
How to Write:
How to Read:
Controller (host) sends a start bit.
Controller (host) sends the write address D2 (H)
ICS clock will acknowledge
Controller (host) sends the begining byte location = N
ICS clock will acknowledge
Controller (host) sends the data byte count = X
ICS clock will acknowledge
Controller (host) starts sending Byte N through
Byte N + X -1
• ICS clock will acknowledge each byte one at a time
• Controller (host) sends a Stop bit
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Controller (host) will send start bit.
Controller (host) sends the write address D2 (H)
ICS clock will acknowledge
Controller (host) sends the begining byte
location = N
ICS clock will acknowledge
Controller (host) will send a separate start bit.
Controller (host) sends the read address D3 (H)
ICS clock will acknowledge
ICS clock will send the data byte count = X
ICS clock sends Byte N + X -1
ICS clock sends Byte 0 through byte X (if X(H)
was written to byte 8).
Controller (host) will need to acknowledge each byte
Controllor (host) will send a not acknowledge bit
Controller (host) will send a stop bit
Index Block Write Operation
Controller (Host)
starT bit
T
Slave Address D2(H)
WR
WRite
Index Block Read Operation
ICS (Slave/Receiver)
Controller (Host)
T
starT bit
Slave Address D2(H)
WR
WRite
ICS (Slave/Receiver)
ACK
ACK
Beginning Byte = N
Beginning Byte = N
ACK
ACK
RT
Repeat starT
Slave Address D3(H)
RD
ReaD
Data Byte Count = X
ACK
Beginning Byte N
ACK
X Byte
ACK
Data Byte Count = X
ACK
Beginning Byte N
Byte N + X - 1
ACK
X Byte
ACK
P
stoP bit
Byte N + X - 1
N
P
1205—06/24/14
18
Not acknowledge
stoP bit
ICS9LPRS355
Datasheet
Byte 0 FS Readback and PLL Selection Register
Bit
7
6
5
Pin
-
Name
FSLC
FSLB
FSLA
4
-
iAMT_EN
3
2
-
Reserved
SRC_Main_SEL
1
-
SATA_SEL
0
-
PD_Restore
Description
CPU Freq. Sel. Bit (Most Significant)
CPU Freq. Sel. Bit
CPU Freq. Sel. Bit (Least Significant)
Type
0
1
R
See Table 1 : CPU Frequency Select
R
Table
R
RW
Set via SMBus or dynamically by CK505 if detects
(Sticky
Legacy Mode
iAMT Enabled
dynamic M1
Bit)
Reserved
RW
Select source for SRC Main
RW SRC Main = PLL1 SRC Main = PLL3
SATA =
Select source for SATA clock
RW
SATA = PLL2
SRC_Main
If config saved, on deassert return to last known
Configuration Not
Configuration
state else clear all config as if cold power on and go RW
Saved
Saved
to latches open state
Default
Latch
Latch
Latch
0
0
0
0
1
Byte 1 DOT96 Select and PLL3 Quick Config Register
Bit
7
6
5
4
3
2
1
0
Pin
13/14
17/18
Name
SRC0_SEL
PLL1_SSC_SEL
Reserved
PLL3_CF3
PLL3_CF2
PLL3_CF1
PLL3_CF0
PCI_SEL
Description
Select SRC0 or DOT96
Select 0.5% down or center SSC
PLL3 Quick Config Bit
PLL3 Quick Config Bit
PLL3 Quick Config Bit
PLL3 Quick Config Bit
PCI_SEL
3
2
1
0
Type
R
RW
RW
RW
RW
RW
RW
RW
0
SRC0
Down spread
1
DOT96
Center spread
PCI from PLL1
PCI from PLL3
Default
Note 1
0
0
0
0
1
0
1
0
1
Default
See Table 2: pin17, 18 Configuration
Only applies if Byte 0, bit 2 = 0.
Note 1 : When 27_Select pin = 0, B1b7 PWD = 1, , when 27_Select pin = 1, PWD = 0
Byte 2 Output Enable Register
Bit
Pin
Name
7
REF_OE
6
5
4
3
2
1
0
USB_OE
PCIF5_OE
PCI4_OE
PCI3_OE
PCI2_OE
PCI1_OE
PCI0_OE
Description
Output enable for REF, if disabled output is tristated
Output enable for USB
Output enable for PCI5
Output enable for PCI4
Output enable for PCI3
Output enable for PCI2
Output enable for PCI1
Output enable for PCI0
Type
RW
Output Disabled
Output Enabled
1
RW
RW
RW
RW
RW
RW
RW
Output
Output
Output
Output
Output
Output
Output
Disabled
Disabled
Disabled
Disabled
Disabled
Disabled
Disabled
Output
Output
Output
Output
Output
Output
Output
Enabled
Enabled
Enabled
Enabled
Enabled
Enabled
Enabled
1
1
1
1
1
1
1
Type
RW
RW
RW
RW
RW
RW
RW
RW
Output
Output
Output
Output
Output
Output
Output
Output
0
Disabled
Disabled
Disabled
Disabled
Disabled
Disabled
Disabled
Disabled
Output
Output
Output
Output
Output
Output
Output
Output
1
Enabled
Enabled
Enabled
Enabled
Enabled
Enabled
Enabled
Enabled
Default
1
1
1
1
1
1
1
1
Type
RW
RW
RW
RW
RW
RW
RW
RW
0
Output Disabled
Output Disabled
Output Disabled
Output Disabled
Output Disabled
Output Disabled
Spread Disabled
Spread Disabled
1
Output Enabled
Output Enabled
Output Enabled
Output Enabled
Output Enabled
Output Enabled
Spread Enabled
Spread Enabled
Default
1
1
1
1
1
1
1
1
Byte 3 Output Enable Register
Bit
7
6
5
4
3
2
1
0
Pin
Name
SRC11_OE
SRC10_OE
SRC9_OE
SRC8/ITP_OE
SRC7_OE
SRC6_OE
Reserved
SRC4_OE
Description
Output enable for SRC11
Output enable for SRC10
Output enable for SRC9
Output enable for SRC8 or ITP
Output enable for SRC7
Output enable for SRC6
Reserved
Output enable for SRC4
Byte 4 Output Enable and Spread Spectrum Disable Register
Bit
7
6
5
4
3
2
1
0
Pin
Name
SRC3_OE
SATA/SRC2_OE
SRC1_OE
SRC0/DOT96_OE
CPU1_OE
CPU0_OE
PLL1_SSC_ON
PLL3_SSC_ON
Description
Output enable for SRC3
Output enable for SATA/SRC2
Output enable for SRC1
Output enable for SRC0/DOT96
Output enable for CPU1
Output enable for CPU0
Enable PLL1's spread modulation
Enable PLL3's spread modulation
1205—06/24/14
19
ICS9LPRS355
Datasheet
Byte 5 Clock Request Enable/Configuration Register
Bit
Pin
Name
7
CR#_A_EN
6
5
4
3
2
1
0
CR#_A_SEL
CR#_B_EN
CR#_B_SEL
CR#_C_EN
CR#_C_SEL
CR#_D_EN
CR#_D_SEL
Description
Enable CR#_A (clk req),
PCI0_OE must be = 0 for this bit to take effect
Sets CR#_A to control either SRC0 or SRC2
Enable CR#_B (clk req)
Sets CR#_B -> SRC1 or SRC4
Enable CR#_C (clk req)
Sets CR#_C -> SRC0 or SRC2
Enable CR#_D (clk req)
Sets CR#_D -> SRC1 or SRC4
Type
0
1
Default
RW
Disable CR#_A
Enable CR#_A
0
RW
RW
RW
RW
RW
RW
RW
CR#_A -> SRC0
Disable CR#_B
CR#_B -> SRC1
Disable CR#_C
CR#_C -> SRC0
Disable CR#_D
CR#_D -> SRC1
CR#_A -> SRC2
Enable CR#_B
CR#_B -> SRC4
Enable CR#_C
CR#_C -> SRC2
Enable CR#_D
CR#_D -> SRC4
0
0
0
0
0
0
0
1
Enable CR#_E
Enable CR#_F
Enable CR#_G
Enable CR#_H
Default
0
0
0
0
0
0
Byte 6 Clock Request Enable/Configuration and Stop Control Register
Bit
7
6
5
4
3
2
Pin
Name
CR#_E_EN
CR#_F_EN
CR#_G_EN
CR#_H_EN
Reserved
Reserved
Description
Enable CR#_E (clk req) -> SRC6
Enable CR#_F (clk req) -> SRC8
Enable CR#_G (clk req) -> SRC9
Enable CR#_H (clk req) -> SRC10
Reserved
Reserved
Type
RW
RW
RW
RW
RW
RW
0
Disable CR#_E
Disable CR#_F
Disable CR#_G
Disable CR#_H
If set, LCD_SS stops with PCI_STOP#
RW
Free Running
If set, SRCs stop with PCI_STOP#
RW
Free Running
Description
Type
R
R
R
R
R
R
R
R
0
0
Reserved
Reserved
Type
R
R
R
R
RW
RW
-
-
SE1_OE
Output enable for SE1
RW
Disabled
Enabled
SE2_OE
Output enable for SE2
RW
Disabled
Enabled
SSCD_STP_CRTL
1
0
SRC_STP_CRTL
Stops with
PCI_STOP#
assertion
Stops with
PCI_STOP#
assertion
0
0
Byte 7 Vendor ID/ Revision ID
Bit
7
6
5
4
3
2
1
0
Pin
Name
Rev Code Bit
Rev Code Bit
Rev Code Bit
Rev Code Bit
Vendor ID bit
Vendor ID bit
Vendor ID bit
Vendor ID bit
3
2
1
0
3
2
1
0
Revision ID
Vendor ID
ICS is 0001, binary
1
Default
0
0
1
0
0
0
0
1
1
Default
1
1
0
1
0
0
27_Select
power on
latch
27_Select
power on
latch
Vendor specific
Byte 8 Device ID and Output Enable Register
Bit
7
6
5
4
3
2
Pin
Name
Device_ID3
Device_ID2
Device_ID1
Device_ID0
Reserved
Reserved
Description
Table of Device identifier codes, used for
differentiating between CK505 package options,
etc.
See Device ID Table
1
0
1205—06/24/14
20
ICS9LPRS355
Datasheet
Byte 9 Output Control Register
Bit
Pin
Name
Description
Type
0
Default
normal operation
1X (2Loads)
Outputs HI-Z
1
Stops with
PCI_STOP#
assertion
no overclocking
2X (3 Loads)
Outputs = REF/N
7
PCIF5 STOP EN
Allows control of PCIF5 with assertion of
PCI_STOP#
RW
Free running
6
5
4
TME_Readback
REF Strength
Test Mode Select
Truested Mode Enable (TME) strap status
Sets the REF output drive strength
Allows test select, ignores REF/FSC/TestSel
R
RW
RW
3
Test Mode Entry
Allows entry into test mode, ignores FSB/TestMode
RW
2
1
0
IO_VOUT2
IO_VOUT1
IO_VOUT0
IO Output Voltage Select (Most Significant Bit)
IO Output Voltage Select
IO Output Voltage Select (Least Significant Bit)
RW
RW
RW
Normal operation
Test mode
0
See Table 3: V_IO Selection
(Default is 0.8V)
0
0
1
0
1
0
1
Byte 10 Free-Running Control Register
Bit
Pin
Name
27_Selec Latch read
back
6
Reserved
5
Reserved
4
CPU1_AMT_EN*
3
Reserved
2
CPU 2 Stop Enable*
1
CPU 1 Stop Enable
0
CPU 0 Stop Enable
*9LPRS355C Only
Description
Type
Readback of 27_Select latch
R
Reserved
Reserved
M1 mode clk enable
Reserved
Enables control of CPU2 with CPU_STOP#
Enables control of CPU1 with CPU_STOP#
Enables control of CPU 0 with CPU_STOP#
RW
RW
RW
RW
RW
RW
RW
7
0
Dot96/ LCD_SS
/SE
Disable
Free Running
Free Running
Free Running
1
SRC0/ 27MHz
Enable
Stoppable
Stoppable
Stoppable
Default
27_Select
latch
1
1
1
1
1
1
1
Byte 11 Strength Control Register
Bit
7
6
5
4
3
2
1
0
Pin
Name
48MHz
PCIF5
PCI4
PCI3
PCI2
PCI1
PCI0
Reserved
Description
Strength control
Type
RW
RW
RW
RW
RW
RW
RW
RW
0
1x
1x
1x
1x
1x
1x
1x
1
2x
2x
2x
2x
2x
2x
2x
Default
0
0
0
0
0
0
0
0
Type
RW
RW
RW
RW
RW
RW
RW
RW
0
1
Default
0
0
0
0
1
1
0
1
Type
RW
RW
RW
RW
RW
RW
RW
RW
0
-
1
-
Default
X
X
X
X
X
X
X
X
Byte 12 Byte Count Register
Bit
7
6
5
4
3
2
1
0
Pin
Name
Reserved
Reserved
BC5
BC4
BC3
BC2
BC1
BC0
Description
Read Back byte count register,
max bytes = 32
Byte 13 VCO Frequency Control Register PLL1
Bit
7
6
5
4
3
2
1
0
Pin
Name
N Div8
N Div9
M Div5
M Div4
M Div3
M Div2
M Div1
M Div0
Description
N Divider 8
N Divider 9
The decimal representation of M Div (5:0) is equal
to reference divider value. Default at power up =
latch-in or Byte 0 Rom table.
1205—06/24/14
21
ICS9LPRS355
Datasheet
Byte 14 VCO Frequency Control Register PLL1
Bit
7
6
5
4
3
2
1
0
Pin
Name
N Div7
N Div6
N Div5
N Div4
N Div3
N Div2
N Div1
N Div0
Description
Type
RW
RW
RW
The decimal representation of N Div (9:0) is equal to
RW
VCO divider value. Default at power up = latch-in or
RW
Byte 0 Rom table.
RW
RW
RW
0
-
1
-
Default
X
X
X
X
X
X
X
X
Type
RW
RW
RW
RW
RW
RW
RW
RW
0
-
1
-
Default
X
X
X
X
X
X
X
X
Type
RW
RW
RW
RW
RW
RW
RW
RW
0
-
1
-
Default
0
x
X
X
X
X
X
X
Type
RW
RW
RW
RW
RW
RW
RW
RW
0
-
1
-
Default
X
X
X
X
X
X
X
X
Type
RW
RW
RW
The decimal representation of N Div (9:0) is equal to
RW
VCO divider value. Default at power up = latch-in or
RW
Byte 0 Rom table.
RW
RW
RW
0
-
1
-
Default
X
X
X
X
X
X
X
X
Byte 15 Spread Spectrum Control Register PLL1
Bit
7
6
5
4
3
2
1
0
Pin
Name
SSP7
SSP6
SSP5
SSP4
SSP3
SSP2
SSP1
SSP0
Description
These Spread Spectrum bits will program the
spread pecentage. Contact ICS for the correct
values.
Byte 16 Spread Spectrum Control Register PLL1
Bit
7
6
5
4
3
2
1
0
Pin
Name
Reserved
SSP14
SSP13
SSP12
SSP11
SSP10
SSP9
SSP8
Description
Reserved
These Spread Spectrum bits will program the
spread pecentage. Contact ICS for the correct
values.
Byte 17 VCO Frequency Control Register PLL3
Bit
7
6
5
4
3
2
1
0
Pin
Name
N Div8
N Div9
M Div5
M Div4
M Div3
M Div2
M Div1
M Div0
Description
N Divider 8
N Divider 9
The decimal representation of M Div (5:0) is equal
to reference divider value. Default at power up =
latch-in or Byte 0 Rom table.
Byte 18 VCO Frequency Control Register PLL3
Bit
7
6
5
4
3
2
1
0
Pin
Name
N Div7
N Div6
N Div5
N Div4
N Div3
N Div2
N Div1
N Div0
Description
1205—06/24/14
22
ICS9LPRS355
Datasheet
Byte 19 Spread Spectrum Control Register PLL3
Bit
7
6
5
4
3
2
1
0
Pin
Name
SSP7
SSP6
SSP5
SSP4
SSP3
SSP2
SSP1
SSP0
Description
These Spread Spectrum bits will program the
spread pecentage. Contact ICS for the correct
values.
Type
RW
RW
RW
RW
RW
RW
RW
RW
0
-
1
-
Default
X
X
X
X
X
X
X
X
Type
RW
RW
RW
RW
RW
RW
RW
RW
0
-
1
-
Default
0
x
X
X
X
X
X
X
RW
RW
RW
RW
RW
RW
RW
RW
RW
0
1
Disable
Enable
Default
0
0
0
0
0
0
0
0
Byte 20 Spread Spectrum Control Register PLL3
Bit
7
6
5
4
3
2
1
0
Pin
Name
Reserved
SSP14
SSP13
SSP12
SSP11
SSP10
SSP9
SSP8
Description
Reserved
These Spread Spectrum bits will program the
spread pecentage. Contact ICS for the correct
values.
Byte 21 M/N Enables
Bit Pin
Name
7
Reserved
6
Reserved
5
Reserved
4
Reserved
3
Reserved
2
Reserved
1
Reserved
0
M/N Enable
*These bits are disabled if TME is latched to 1
Description
M/N Enable
1205—06/24/14
23
ICS9LPRS355
Datasheet
Test Clarification Table
HW
Comments
FSLC/
TEST_SEL
HW PIN
Power-up w/ TEST_SEL = 1 to enter test mode
Cycle power to disable test mode
FSLC./TEST_SEL -->3-level latched input
If power-up w/ V>2.0V then use TEST_SEL
If power-up w/ Vlow Vth input
TEST_MODE is a real time input
If TEST_SEL HW pin is 0 during power-up,
test mode can be invoked through B9b3.
If test mode is invoked by B9b3, only B9b4
is used to select HI-Z or REF/N
FSLB/TEST_Mode pin is not used.
Cycle power to disable test mode, one shot control
SW
FSLB/
TEST
TEST_MODE ENTRY BIT
HW PIN
B9b3
REF/N or
HI-Z
B9b4
2.0V
>2.0V
>2.0V
X
0
0
1
0
X
X
X
0
0
1
0
OUTPUT
NORMAL
HI-Z
REF/N
REF/N
>2.0V
1
X
1
REF/N
工商网监
湘ICP备2023018690号
