0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
EL7243CM

EL7243CM

  • 厂商:

    RENESAS(瑞萨)

  • 封装:

    SOIC20

  • 描述:

    IC GATE DRVR LOW-SIDE 20SOIC

  • 数据手册
  • 价格&库存
EL7243CM 数据手册
DATASHEET EL7243 FN7286 Rev 1.00 May 13, 2005 Dual Input, High Speed, Dual Channel CCD Driver The EL7243 dual input, 2-channel driver achieves the same excellent switching performance of the EL7212 family while providing added flexibility. The power package makes this part extremely well suited for high frequency and heavy loads as in CCD applications. The 2-input logic and configuration is applicable to numerous power MOSFET drive circuits. As with other Elantec drivers, the EL7243 is excellent for driving large capacitive loads with minimal delay and switching times. “Shoot-thru” protection and latching circuits can be implemented by simply “crosscoupling” the 2-channels. Features Pinout • Low quiescent current EL7243 (20-PIN THERMAL SOIC) TOP VIEW • Logic AND/NAND input • 3V and 5V Input compatible • Clocking speeds up to 20MHz • 20ns Switching/delay time • 2A Peak drive • Isolated drains • Low output impedance • Wide operating voltage — 4.5V to 16V • Pb-Free available (RoHS compliant) Applications • CCD Drivers • Short circuit protected switching • Under-voltage shut-down circuits • Switch-mode power supplies • Motor controls • Power MOSFET switching • Switching capacitive loads Note 1: Pins 4–7 and 14–17 are electrically connected. Note 2: Output pins must be tied together. • Shoot-thru protection • Latching drivers Manufactured under U.S. Patent Nos. 5,334,883, #5,341,047 Ordering Information PACKAGE TAPE & REEL PKG. DWG. # EL7243CM 20-Pin SOIC - MDP0027 EL7243CM-T13 20-Pin SOIC 13” MDP0027 EL7243CMZ (See Note) 20-Pin SOIC (Pb-free) - MDP0027 EL7243CMZ-T13 (See Note) 20-Pin SOIC (Pb-free) 13” MDP0027 PART NUMBER NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020. FN7286 Rev 1.00 May 13, 2005 Page 1 of 7 EL7243 Absolute Maximum Ratings (TA = 25°C) Ambient Operating Temperature . . . . . . . . . . . . . . . .-40°C to +85°C Operating Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . 125°C Power Dissipation 20-pin “Batwing” SOIC . . . . . . . . . . . . . . . . . . . . . . .1500mW Supply (V+ to Gnd) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16.5V Input Pins . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to +0.3V above V+ Combined Peak Output Current. . . . . . . . . . . . . . . . . . . . . . . . . . .4A Storage Temperature Range . . . . . . . . . . . . . . . . . .-65°C to +150°C CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: TJ = TC = TA DC Electrical Specifications PARAMETER TA = 25°C, VDD = 15V unless otherwise specified DESCRIPTION TEST CONDITIONS MIN TYP MAX UNITS INPUT VIH Logic “1” Input Voltage IIH Logic “1” Input Current VIL Logic “0” Input Voltage IIL Logic “0” Input Current VHVS Input Hysteresis 2.4 @VDD V 0.1 @0V 0.1 10 µA 0.8 V 10 µA 0.3 V OUTPUT ROH Pull-Up Resistance IOUT = -100mA 3 6  ROL Pull-Down Resistance IOUT = +100mA 4 6  IPK Peak Output Current Source Sink 2 2 IDC Continuous Output Current Source/Sink IS Power Supply Current Inputs High VS Operating Voltage A 200 mA POWER SUPPLY AC Electrical Specifications PARAMETER 1 4.5 2.5 mA 16 V MAX UNITS TA = 25°C, V = 15V unless otherwise specified DESCRIPTION TEST CONDITIONS MIN TYP SWITCHING CHARACTERISTICS tR Rise Time CL = 500pF CL = 1000pF 10 20 ns tF Fall Time CL = 500pF CL = 1000pF 10 20 ns tD-ON Turn-On Delay Time 20 25 ns tD-OFF Turn-Off Delay Time 20 25 ns FN7286 Rev 1.00 May 13, 2005 Page 2 of 7 EL7243 Timing Table Standard Test Configuration Pins 19, 20 connected to V+ Simplified Schematic FN7286 Rev 1.00 May 13, 2005 Page 3 of 7 EL7243 Typical Performance Curves Max Power/Derating Curves Switch Threshold vs Supply Voltage Peak Drive vs Supply Voltage Input Current vs Voltage Quiescent Supply Current FN7286 Rev 1.00 May 13, 2005 “ON” Resistance vs Supply Voltage Page 4 of 7 EL7243 Typical Performance Curves (Continued) Average Supply Current vs Voltage and Frequency Average Supply Current vs Capacitive Load Rise/Fall Time vs Load Rise/Fall Time vs Supply Voltage Rise/Fall Time vs Temperature Propagation Delay vs Supply Voltage Delay vs Temperature FN7286 Rev 1.00 May 13, 2005 Page 5 of 7 EL7243 Applications Information Typical CCD Configuration EL7243 Macromodel FN7286 Rev 1.00 May 13, 2005 Page 6 of 7 EL7243 EL7243 Macromodel * EL7243 Macromodel * Revision A, January 1996 * Connections Gnd * | Inp+ * | | Inp* | | | out * | | | | VCC .subckt M7243 1 2 3 8 10 V1 12 1 1.6 R1 13 15 1k R2 14 15 5k R5 11 12 100 C1 15 1 43.3pF D1 14 13 dmod X1 13 11 2 1 comp1 X2 16 12 15 1 comp1 V2 22 1 1.6 R6 23 25 1K R7 24 25 5K R8 21 22 100 C2 25 1 43.3pF D2 24 23 dmod X3 23 21 3 1 comp1 X4 26 25 22 1 comp1 X5 16 26 17 1 And-gate sp 10 8 17 1 spmod sn 8 1 17 1 snmod g1 11 1 13 1 938u g2 21 1 23 1 938u .model dmod d .model spmod vswitch ron=3 roff=2meg von=1 voff=1.5 .model snmod vswitch ron=4 roff=2meg von=3 voff=2 .ends M7243 * AND Gate Subcircuit* .subckt And-gate inp1 inp2 out-AS Vss-A el out-A Vss-A table {v(inp1)*v(inp2)} = (0, 3.2) (3.2, 0) Rout-a out-a vss-a 10 meg rinpa inp1 vss-a 10 meg rinpb inp2 vss-a 10 meg .ends and-gate * Comparator Subcircuit * .subckt comp1 out inp inm vss el out vss table {(v(inp)-v(inm))*5000} = (0,0) (3.2, 3.2) Rout out vss 10meg Rinp inp vss 10meg Rinm inm vss 10meg .ends omp1 © Copyright Intersil Americas LLC 1996-2005. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners. For additional products, see www.intersil.com/en/products.html Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com FN7286 Rev 1.00 May 13, 2005 Page 7 of 7
EL7243CM 价格&库存

很抱歉,暂时无法提供与“EL7243CM”相匹配的价格&库存,您可以联系我们找货

免费人工找货