IDT71V67603ZS133PF

256K X 36, 512K X 18 3.3V Synchronous SRAMs 3.3V I/O, Burst Counter Pipelined Outputs, Single Cycle Deselect 71V67603 71V67803 Features ◆ ◆ ◆ 256K x 36, 512K x 18 memory configurations Supports high system speed: – 166MHz 3.5ns clock access time – 150MHz 3.8ns clock access time – 133MHz 4.2ns clock access time Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx) ◆ ◆ ◆ ◆ ◆ LBO input selects interleaved or linear burst mode 3.3V core power supply Power down controlled by ZZ input 3.3V I/O supply (VDDQ) Packaged in a JEDEC Standard 100-pin thin plastic quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA). Functional Block Diagram LBO ADV CLK 2 Binary Counter ADSC Burst Logic Q0 CLR ADSP Q1 ADDRESS REGISTER 18/19 A0* A1* 256K x 36/ 512K x 18BIT MEMORY ARRAY 2 CLK EN A0–A17/18 GW BWE INTERNAL ADDRESS Burst Sequence CEN A0,A1 A2–A18 36/18 18/19 Byte 1 Write Register 36/18 Byte 1 Write Driver BW1 9 Byte 2 Write Register Byte 2 Write Driver BW2 9 Byte 3 Write Register Byte 3 Write Driver BW3 9 Byte 4 Write Register Byte 4 Write Driver BW4 9 OUTPUT REGISTER CE CS0 CS1 D Q Enable Register DATA INPUT REGISTER CLK EN ZZ Powerdown D Q Enable Delay Register OE OE I/O0–I/O31 I/OP1–I/OP4 OUTPUT BUFFER 36/18 5301 drw 01 1 Sep.13.21 , 71V67603, 71V67803, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with 3.3V I/O, Pipelined Outputs, Single Cycle Deselect Description The IDT71V67603/7803 are high-speed SRAMs organized as 256K x 36/512K x 18. The IDT71V67603/7803 SRAMs contain write, data, address and control registers. Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the end of the write cycle. The burst mode feature offers the highest level of performance to the system designer, as the IDT71V67603/7803 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the Commercial and Industrial Temperature Ranges access sequence. The first cycle of output data will be pipelined for one cycle before it is available on the next rising clock edge. If burst mode operation is selected (ADV=LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses are defined by the internal burst counter and the LBO input pin. The IDT71V67603/7803 SRAMs utilize a high-performance CMOS processandarepackagedinaJEDECstandard14mmx20mm100-pin thinplastic quad flatpack (TQFP), a 119 ball grid array (BGA) and a 165 fine pitch ball grid array (fBGA). Pin Description Summary A0-A18 Address Inputs Input Synchronous CE Chip Enable Input Synchronous CS0, CS1 Chip Selects Input Synchronous OE Output Enable Input Asynchronous GW Global Write Enable Input Synchronous BWE Byte Write Enable Input Synchronous BW1, BW2, BW3, BW4(1) Individual Byte Write Selects Input Synchronous CLK Clock Input N/A ADV Burst Address Advance Input Synchronous ADSC Address Status (Cache Controller) Input Synchronous ADSP Address Status (Processor) Input Synchronous LBO Linear / Interleaved Burst Order Input DC ZZ Sleep Mode Input Asynchronous I/O0-I/O31, I/OP1-I/OP4 Data Input / Output I/O Synchronous VDD, VDDQ Core Power, I/O Power Supply N/A VSS Ground Supply N/A 5310 tbl 01 NOTE: 1. BW3 and BW4 are not applicable for the IDT71V67803. 6.42 2 Sep.13.21 71V67603, 71V67803, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with 3.3V I/O, Pipelined Outputs, Single Cycle Deselect Commercial and Industrial Temperature Ranges Pin Definitions(1) Symbol Pin Function I/O Active Description A0-A18 Address Inputs I N/A Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and ADSC Low or ADSP Low and CE Low. ADSC Address Status (Cache Controller) I LOW Synchronous Address Status from Cache Controller. ADSC is an active LOW input that is used to load the address registers with new addresses. ADSP Address Status (Processor) I LOW Synchronous Address Status from Processor. ADSP is an active LOW input that is used to load the address registers with new addresses. ADSP is gated by CE. ADV Burst Address Advance I LOW Synchronous Address Advance. ADV is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When the input is HIGH the burst counter is not incremented; that is, there is no address advance. BWE Byte Write Enable I LOW Synchronous byte write enable gates the byte write inputs BW1-BW4. If BWE is LOW at the rising edge of CLK then BWx inputs are passed to the next stage in the circuit. If BWE is HIGH then the byte write inputs are blocked and only GW can initiate a write cycle. BW1-BW4 Individual Byte Write Enables I LOW Synchronous byte write enables. BW1 controls I/O0-7, I/OP1, BW2 controls I/O8-15, I/OP2, etc. Any active byte write causes all outputs to be disabled. CE Chip Enable I LOW Synchronous chip enable. CE is used with CS0 and CS1 to enable the IDT71V67603/7803. CE also gates ADSP. CLK Clock I N/A This is the clock input. All timing references for the device are made with respect to this input. CS0 Chip Select 0 I HIGH Synchronous active HIGH chip select. CS0 is used with CE and CS1 to enable the chip. CS1 Chip Select 1 I LOW Synchronous active LOW chip select. CS1 is used with CE and CS0 to enable the chip. GW Global Write Enable I LOW Synchronous global write enable. This input will write all four 9-bit data bytes when LOW on the rising edge of CLK. GW supersedes individual byte write enables. I/O0-I/O31 I/OP1-I/OP4 Data Input/Output I/O N/A Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK. LBO Linear Burst Order I LOW Asynchronous burst order selection input. When LBO is HIGH, the interleaved burst sequence is selected. When LBO is LOW the Linear burst sequence is selected. LBO is a static input and must not change state while the device is operating. OE Output Enable I LOW Asynchronous output enable. When OE is LOW the data output drivers are enabled on the I/O pins if the chip is also selected. When OE is HIGH the I/O pins are in a highimpedance state. VDD Power Supply N/A N/A 3.3V core power supply. VDDQ Power Supply N/A N/A 3.3V I/O Supply. VSS Ground N/A N/A Ground. NC No Connect N/A N/A NC pins are not electrically connected to the device. ZZ Sleep Mode I HIGH Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V67603/7803 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. NOTE: 1. All synchronous inputs must meet specified setup and hold times with respect to CLK. 6.42 3 Sep.13.21 5310 tbl 02 71V67603, 71V67803, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with 3.3V I/O, Pipelined Outputs, Single Cycle Deselect Absolute Maximum Ratings(1) Symbol Rating (2) Commercial Unit Commercial and Industrial Temperature Ranges Recommended Operating Temperature and Supply Voltage Grade Temperature(1) VSS VDD VDDQ Commercial 0°C to +70°C 0V 3.3V±5% 3.3V±5% Industrial -40°C to +85°C 0V 3.3V±5% 3.3V±5% VTERM Terminal Voltage with Respect to GND -0.5 to +4.6 V VTERM(3,6) Terminal Voltage with Respect to GND -0.5 to VDD V VTERM(4,6) Terminal Voltage with Respect to GND -0.5 to VDD +0.5 V NOTE: 1. TA is the "instant on" case temperature. VTERM(5,6) Terminal Voltage with Respect to GND -0.5 to VDDQ +0.5 V Recommended DC Operating Conditions TA(7) Operating Temperature -0 to +70 o C C TBIAS Temperature Under Bias -55 to +125 o TSTG Storage Temperature -55 to +125 o Power Dissipation PT IOUT 2.0 DC Output Current Symbol C W 50 5310 tbl 03 NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. VDD terminals only. 3. VDDQ terminals only. 4. Input terminals only. 5. I/O terminals only. 6. This is a steady-state DC parameter that applies after the power supplies have ramped up. Power supply sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up. 7. TA is the "instant on" case temperature. Parameter CIN Input Capacitance CI/O I/O Capacitance Input Capacitance CI/O I/O Capacitance 3.3 3.465 V VDDQ I/O Supply Voltage 3.135 3.3 3.465 V VSS Supply Voltage 0 0 0 V VIH Input High Voltage - Inputs 2.0 ____ VDD +0.3 V VIH Input High Voltage - I/O 2.0 ____ VDDQ +0.3 V ____ 0.8 V Input Low Voltage Parameter(1) Unit Symbol VIN = 3dV 5 pF CIN Input Capacitance VOUT = 3dV 7 pF CI/O I/O Capacitance Conditions Max. Unit VIN = 3dV 7 pF VOUT = 3dV 7 pF 5310 tbl 07a NOTE: 1. This parameter is guaranteed by device characterization, but not production tested. 6.42 4 Sep.13.21 3.135 Max. (TA = +25°C, f = 1.0MHz) CIN Core Supply Voltage Conditions 119 BGA Capacitance Parameter(1) Unit (1) -0.3 NOTE: 1. VIL (min) = -1.0V for pulse width less than tCYC/2, once per cycle. 5310 tbl 07 Symbol Max. 5310 tbl 05 (TA = +25°C, f = 1.0MHz) (TA = +25°C, f = 1.0MHz) Symbol Typ. 165 fBGA Capacitance 100 Pin TQFP Capacitance (1) Min. VDD VIL mA Parameter 5310 tbl 04 Conditions Max. Unit VIN = 3dV 7 pF VOUT = 3dV 7 pF 5310 tbl 07b 71V67603, 71V67803, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with 3.3V I/O, Pipelined Outputs, Single Cycle Deselect Commercial and Industrial Temperature Ranges A6 A7 CE CS0 BW4 BW3 BW2 BW1 CS1 VDD VSS CLK GW BWE OE ADSC ADSP ADV A8 A9 Pin Configuration – 256K x 36, PKG100(3) 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 I/OP3 I/O16 I/O17 VDDQ VSS I/O18 I/O19 I/O20 I/O21 VSS VDDQ I/O22 I/O23 VDD / NC(1) VDD NC VSS I/O24 I/O25 VDDQ VSS I/O26 I/O27 I/O28 I/O29 VSS VDDQ I/O30 I/O31 I/OP4 1 80 2 79 3 78 4 77 5 76 6 75 7 74 8 73 9 72 71 10 11 12 13 14 70 71V67603 PKG100 69 68 67 15 66 16 65 17 64 18 63 19 62 20 61 21 60 22 59 23 24 58 57 25 56 26 55 27 54 53 28 29 52 51 30 I/OP2 I/O15 I/O14 VDDQ VSS I/O13 I/O12 I/O11 I/O10 VSS VDDQ I/O9 I/O8 VSS NC VDD ZZ(2) I/O7 I/O6 VDDQ VSS I/O5 I/O4 I/O3 I/O2 VSS VDDQ I/O1 I/O0 I/OP1 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 NC NC VSS VDD NC A17 A10 A11 A12 A13 A14 A15 A16 LBO A5 A4 A3 A2 A1 A0 5301 drw 02 Top View 100 TQFP NOTES: 1. Pin 14 can either be directly connected to VDD, or connected to an input voltage ≥ VIH, or left unconnected. 2. Pin 64 can be left unconnected and the device will always remain in active mode. 3. This text does not indicate orientation of actual part-marking. 6.42 5 Sep.13.21 , 71V67603, 71V67803, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with 3.3V I/O, Pipelined Outputs, Single Cycle Deselect Commercial and Industrial Temperature Ranges CS0 NC NC BW2 BW1 CS1 VDD VSS CLK GW BWE OE ADSC ADSP ADV A8 A9 A6 A7 CE Pin Configuration – 512K x 18, PKG100(3) 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 NC NC NC 1 80 2 79 3 VDDQ VSS NC NC I/O8 I/O9 VSS VDDQ I/O10 I/O11 VDD / NC(1) VDD NC VSS I/O12 I/O13 VDDQ VSS I/O14 I/O15 I/OP2 NC VSS VDDQ NC NC NC 4 78 77 5 6 76 75 7 74 8 73 9 72 71 10 11 12 13 14 70 71V67803 PKG100 69 68 67 15 66 16 65 64 17 18 19 63 62 20 61 21 60 22 59 23 58 24 57 25 56 26 55 27 54 53 28 29 52 51 30 A10 NC NC VDDQ VSS NC I/OP1 I/O7 I/O6 VSS VDDQ I/O5 I/O4 VSS NC VDD ZZ(2) I/O3 I/O2 VDDQ VSS I/O1 I/O0 NC NC VSS VDDQ NC NC NC 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 A11 A12 A13 A14 A15 A16 A17 LBO A5 A4 A3 A2 A1 A0 NC NC VSS VDD NC A18 5310 drw 03 Top View 100 TQFP NOTES: 1. Pin 14 can either be directly connected to VDD, or connected to an input voltage ≥ VIH, or left unconnected. 2. Pin 64 can be left unconnected and the device will always remain in active mode. 3. This text does not indicate orientation of actual part-marking. 6.42 6 Sep.13.21 , 71V67603, 71V67803, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with 3.3V I/O, Pipelined Outputs, Single Cycle Deselect Commercial and Industrial Temperature Ranges (4) Pin Configuration – 256K x 36, BG119, BGG119 1 2 3 4 5 6 7 A VDDQ A6 A4 ADSP A8 A16 VDDQ B NC CS0 A3 ADSC A9 A17 NC C NC A7 A2 VDD A12 A15 NC D I/O16 I/OP3 VSS NC VSS I/OP2 I/O15 E I/O17 I/O18 VSS CE VSS I/O13 I/O14 F VDDQ I/O19 VSS OE VSS I/O12 VDDQ G I/O20 I/O21 BW3 ADV BW 2 I/O11 I/O10 H I/O22 I/O23 VSS GW VSS I/O9 I/O 8 J VDDQ VDD NC VDD NC VDD VDDQ K I/O 24 I/O 26 VSS CLK VSS I/O6 I/O 7 L I/O25 I/O 27 BW4 NC BW1 I/O4 I/O 5 M VDDQ I/O 28 VSS BWE VSS I/O3 VDDQ N I/O29 I/O30 VSS A1 VSS I/O2 I/O1 P I/O31 I/OP4 VSS A0 VSS I/OP1 I/O0 (1) R NC A5 LBO VDD VDD/NC A13 NC T NC NC A10 A11 A14 NC ZZ (2) U VDDQ DNU(3) DNU(3) DNU(3) DNU(3) DNU(3) Top View , VDDQ 5310 drw 04 Pin Configuration – 512K x 18, BG119, BGG119(4) 1 2 3 4 5 6 7 A VDDQ A6 A4 ADSP A8 A16 VDDQ B NC CS0 A3 ADSC A9 A18 NC C NC A7 A2 VDD A13 A17 NC D I/O8 NC VSS NC VSS I/OP1 NC E NC I/O9 VSS CE VSS NC I/O7 F VDDQ NC VSS OE VSS I/O6 VDDQ G NC I/O10 BW2 ADV VSS NC I/O5 H I/O11 NC VSS GW VSS I/O4 NC J VDDQ VDD NC VDD NC VDD VDDQ K NC I/O12 VSS CLK VSS NC I/O3 L I/O13 NC VSS NC BW1 I/O2 NC M VDDQ I/O14 VSS BWE VSS NC VDDQ N I/O15 NC VSS A1 VSS I/O1 NC P NC I/OP2 VSS A0 VSS NC I/O0 R NC A5 LBO VDD VDD/NC A12 NC T NC A10 A15 NC A14 A11 ZZ(2) U VDDQ DNU(3) DNU(3) DNU(3) DNU(3) DNU(3) Top View (1) NOTES: 1. R5 can either be directly connected to VDD, or connected to an input voltage ≥ VIH, or left unconnected. 2. T7 can be left unconnected and the device will always remain in active mode. 3. DNU= Do not use; these signals can either be left unconnected or tied to Vss. 4. This text does not indicate orientation of actual part-marking. 6.42 7 Sep.13.21 VDDQ 5310 drw 05 , 71V67603, 71V67803, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with 3.3V I/O, Pipelined Outputs, Single Cycle Deselect Commercial and Industrial Temperature Ranges Pin Configuration – 256K x 36, BQ165, BQG165(4) 1 2 3 4 5 6 7 8 9 10 11 A NC A7 CE BW3 BW2 CS1 BWE ADSC ADV A8 NC B NC A6 CS0 BW4 BW1 CLK GW OE ADSP A9 NC C I/OP3 NC VDDQ VSS VSS VSS VSS VSS VDDQ NC I/OP2 D I/O17 I/O16 VDDQ VDD VSS VSS VSS VDD VDDQ I/O15 I/O14 E I/O19 I/O18 VDDQ VDD VSS VSS VSS VDD VDDQ I/O13 I/O12 F I/O21 I/O20 VDDQ VDD VSS VSS VSS VDD VDDQ I/O11 I/O10 G I/O23 I/O22 VDDQ VDD VSS VSS VSS VDD VDDQ I/O9 I/O8 H VDD NC NC VDD VSS VSS VSS VDD NC NC ZZ(2) J I/O25 I/O24 VDDQ VDD VSS VSS VSS VDD VDDQ I/O7 I/O6 K I/O27 I/O26 VDDQ VDD VSS VSS VSS VDD VDDQ I/O5 I/O4 L I/O29 I/O28 VDDQ VDD VSS VSS VSS VDD VDDQ I/O3 I/O2 M I/O31 I/O30 VDDQ VDD VSS VSS VSS VDD VDDQ I/O1 I/O0 N I/OP4 NC VDDQ VSS NC NC NC VSS VDDQ NC I/OP1 P NC NC A5 A2 DNU A1 DNU A10 A13 A14 A17 LBO NC A4 A3 DNU A0 DNU A11 A12 A15 A16 R (1) (3) (3) (3) (3) 5310 tbl 17a Pin Configuration – 512K x 18, BQ165, BQG165(4) 1 2 3 4 5 6 7 8 9 10 11 A NC A7 CE BW2 NC CS1 BWE ADSC ADV A8 A10 B NC A6 CS0 NC BW1 CLK GW OE ADSP A9 NC C NC NC VDDQ VSS VSS VSS VSS VSS VDDQ NC I/OP1 D NC I/O8 VDDQ VDD VSS VSS VSS VDD VDDQ NC I/O7 E NC I/O9 VDDQ VDD VSS VSS VSS VDD VDDQ NC I/O6 F NC I/O10 VDDQ VDD VSS VSS VSS VDD VDDQ NC I/O5 G NC I/O11 VDDQ VDD VSS VSS VSS VDD VDDQ NC I/O4 H (1) VDD NC NC VDD VSS VSS VSS VDD NC NC ZZ(2) J I/O12 NC VDDQ VDD VSS VSS VSS VDD VDDQ I/O3 NC K I/O13 NC VDDQ VDD VSS VSS VSS VDD VDDQ I/O2 NC L I/O14 NC VDDQ VDD VSS VSS VSS VDD VDDQ I/O1 NC M I/O15 NC VDDQ VDD VSS VSS VSS VDD VDDQ I/O0 NC N I/OP2 NC VDDQ VSS NC NC NC VSS VDDQ NC NC P NC NC A5 A2 DNU A1 DNU A11 A14 A15 A18 LBO NC A4 A3 DNU A0 DNU A12 A13 A16 R (3) (3) (3) (3) A17 5310 tbl 17b NOTES: 1. H1 can either be directly connected to VDD, or connected to an input voltage ≥ VIH, or left unconnected. 2. H11 can be left unconnected and the device will always remain in active mode. 3. DNU= Do not use; these signals can either be left unconnected or tied to Vss. 4. This text does not indicate orientation of actual part-marking. 6.42 8 Sep.13.21 71V67603, 71V67803, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with 3.3V I/O, Pipelined Outputs, Single Cycle Deselect Commercial and Industrial Temperature Ranges DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V ± 5%) Symbol Parameter Test Conditions Min. Max. Unit |ILI| Input Leakage Current VDD = Max., VIN = 0V to V DD ___ 5 µA |ILZZ| ZZ and LBO Input Leakage Current(1) VDD = Max., VIN = 0V to V DD ___ 30 µA |ILO| Output Leakage Current VOUT = 0V to V DDQ , Device Deselected ___ 5 µA VOL Output Low Voltage IOL = +8mA, VDD = Min. ___ 0.4 V VOH Output High Voltage IOH = -8mA, VDD = Min. 2.4 ___ V 5310 tbl 08 NOTE: 1. The LBO pin will be internally pulled to VDD if it is not actively driven in the application and the ZZ pin will be internally pulled to VSS if not actively driven. DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range(1) Symbol Parameter 166MHz Test Conditions 150MHz 133MHz Unit Com'l only Com'l Ind Com'l Ind IDD Operating Power Supply Current Device Selecte d, Outputs Open, VDD = Max., VDDQ = Max., VIN > VIH or < VIL, f = fMAX(2) 340 305 325 260 280 ISB1 CMOS Standby Power Supply Current Device Deselected, Outputs Open, VDD = Max., VDDQ = Max., VIN > VHD or < VLD, f = 0(2,3) 50 50 70 50 70 ISB2 Clock Running Power Supply Current Device Deselected, Outputs Open, VDD = Max., VDDQ = Max., VIN > VHD or < VLD, f = fMAX(2,3) 160 155 175 150 170 IZZ Full Sleep Mode Supply Current ZZ > VHD, VDD = Max. 50 50 70 50 70 mA mA mA mA 5310 tbl 09 NOTES: 1. All values are maximum guaranteed values. 2. At f = fMAX, inputs are cycling at the maximum frequency of read cycles of 1/tCYC while ADSC = LOW; f=0 means no input lines are changing. 3. For I/Os VHD = VDDQ - 0.2V, VLD = 0.2V. For other inputs VHD = VDD - 0.2V, VLD = 0.2V. AC Test Conditions AC Test Load (VDDQ = 3.3V) Input Pulse Levels 50Ω 0 to 3V Input Rise/Fall Times 2ns Input Timing Reference Levels 1.5V Output Timing Reference Levels 1.5V AC Test Load VDDQ/2 I/O Z0 = 50Ω 5310 drw 06 , Figure 1. AC Test Load 6 See Figure 1 5 5310 tbl 10 4 ΔtCD 3 (Typical, ns) 2 1 20 30 50 80 100 Capacitance (pF) 200 5310 drw 07 Figure 2. Lumped Capacitive Load, Typical Derating 6.42 9 Sep.13.21 , 71V67603, 71V67803, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with 3.3V I/O, Pipelined Outputs, Single Cycle Deselect Commercial and Industrial Temperature Ranges Synchronous Truth Table(1,3) Address Used CE CS0 CS 1 ADSP ADSC ADV GW BWE BWx OE (2) CLK I/O Deselected Cycle, Power Down None H X X X L X X X X X - HI-Z Deselected Cycle, Power Down None L X H L X X X X X X - HI-Z Deselected Cycle, Power Down None L L X L X X X X X X - HI-Z Deselected Cycle, Power Down None L X H X L X X X X X - HI-Z Deselected Cycle, Power Down None L L X X L X X X X X - HI-Z Read Cycle, Begin Burst External L H L L X X X X X L - DOUT Read Cycle, Begin Burst External L H L L X X X X X H - HI-Z Read Cycle, Begin Burst External L H L H L X H H X L - DOUT Read Cycle, Begin Burst External L H L H L X H L H L - DOUT Read Cycle, Begin Burst External L H L H L X H L H H - HI-Z Write Cycle, Begin Burst External L H L H L X H L L X - DIN Write Cycle, Begin Burst External L H L H L X L X X X - DIN Read Cycle, Continue Burst Next X X X H H L H H X L - DOUT Read Cycle, Continue Burst Next X X X H H L H H X H - HI-Z Read Cycle, Continue Burst Next X X X H H L H X H L - DOUT Read Cycle, Continue Burst Next X X X H H L H X H H - HI-Z Read Cycle, Continue Burst Next H X X X H L H H X L - DOUT Read Cycle, Continue Burst Next H X X X H L H H X H - HI-Z Read Cycle, Continue Burst Next H X X X H L H X H L - DOUT Read Cycle, Continue Burst Next H X X X H L H X H H - HI-Z Write Cycle, Continue Burst Next X X X H H L H L L X - DIN Write Cycle, Continue Burst Next X X X H H L L X X X - DIN Write Cycle, Continue Burst Next H X X X H L H L L X - DIN Write Cycle, Continue Burst Next H X X X H L L X X X - DIN Read Cycle, Suspend Burst Current X X X H H H H H X L - DOUT Read Cycle, Suspend Burst Current X X X H H H H H X H - HI-Z Read Cycle, Suspend Burst Current X X X H H H H X H L - DOUT Read Cycle, Suspend Burst Current X X X H H H H X H H - HI-Z Read Cycle, Suspend Burst Current H X X X H H H H X L - DOUT Read Cycle, Suspend Burst Current H X X X H H H H X H - HI-Z Read Cycle, Suspend Burst Current H X X X H H H X H L - DOUT Read Cycle, Suspend Burst Current H X X X H H H X H H - HI-Z Write Cycle, Suspend Burst Current X X X H H H H L L X - DIN Write Cycle, Suspend Burst Current X X X H H H L X X X - DIN Write Cycle, Suspend Burst Current H X X X H H H L L X - DIN Write Cycle, Suspend Burst Current H X X X H H L X X X - Operation NOTES: 1. L = VIL, H = VIH, X = Don’t Care. 2. OE is an asynchronous input. 3. ZZ = low for this table. 6.42 10 Sep.13.21 DIN 5310 tbl 11 71V67603, 71V67803, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with 3.3V I/O, Pipelined Outputs, Single Cycle Deselect Commercial and Industrial Temperature Ranges Synchronous Write Function Truth Table(1, 2) Operation GW BWE BW1 BW2 BW3 BW4 Read H H X X X X Read H L H H H H Write all Bytes L X X X X X Write all Bytes H L L L L L (3) H L L H H H (3) H L H L H H (3) H L H H L H (3) H L H H H L Write Byte 1 Write Byte 2 Write Byte 3 Write Byte 4 5310 tbl 12 NOTES: 1. L = VIL, H = VIH, X = Don’t Care. 2. BW3 and BW4 are not applicable for the IDT71V67803. 3. Multiple bytes may be selected during the same cycle. Asynchronous Truth Table(1) Operation(2) OE ZZ I/O Status Power Read L L Data Out Active Read H L High-Z Active Write X L High-Z – Data In Active Deselected X L High-Z Standby Sleep Mode X H High-Z Sleep 5310 tbl 13 NOTES: 1. L = VIL, H = VIH, X = Don’t Care. 2. Synchronous function pins must be biased appropriately to satisfy operation requirements. Interleaved Burst Sequence Table (LBO=VDD) Sequence 1 Sequence 2 Sequence 3 Sequence 4 A1 A0 A1 A0 A1 A0 A1 A0 First Address 0 0 0 1 1 0 1 1 Second Address 0 1 0 0 1 1 1 0 Third Address 1 0 1 1 0 0 0 1 1 1 1 0 0 1 0 0 Fourth Address (1) 5310 tbl 14 NOTE: 1. Upon completion of the Burst sequence the counter wraps around to its initial state. Linear Burst Sequence Table (LBO=VSS) Sequence 1 Sequence 2 Sequence 3 Sequence 4 A1 A0 A1 A0 A1 A0 A1 A0 First Address 0 0 0 1 1 0 1 1 Second Address 0 1 1 0 1 1 0 0 Third Address 1 0 1 1 0 0 0 1 Fourth Address (1) 1 1 0 0 0 1 1 0 NOTE: 1. Upon completion of the Burst sequence the counter wraps around to its initial state. 6.42 11 Sep.13.21 5310 tbl 15 71V67603, 71V67803, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with 3.3V I/O, Pipelined Outputs, Single Cycle Deselect Commercial and Industrial Temperature Ranges AC Electrical Characteristics (VDD = 3.3V ±5%, Commercial and Industrial Temperature Ranges) 166MHz Symbol Parameter 150MHz 133MHz Min. Max. Min. Max. Min. Max. Unit 6 ____ 6.7 ____ 7.5 ____ ns tCYC Clock Cycle Time tCH(1) Clock High Pulse Width 2.4 ____ 2.6 ____ 3 ____ ns tCL(1) Clock Low Pulse Width 2.4 ____ 2.6 ____ 3 ____ ns Output Parameters tCD Clock High to Valid Data ____ 3.5 ____ 3.8 ____ 4.2 ns tCDC Clock High to Data Change 1.5 ____ 1.5 ____ 1.5 ____ ns tCLZ(2) Clock High to Output Active 0 ____ 0 ____ 0 ____ ns tCHZ(2) Clock High to Data High-Z 1.5 3.5 1.5 3.8 1.5 4.2 ns tOE Output Enable Access Time ____ 3.5 ____ 3.8 ____ 4.2 ns 0 ____ 0 ____ 0 ____ ns ____ 3.5 ____ 3.8 ____ 4.2 ns (2) tOLZ Output Enable Low to Output Active tOHZ(2) Output Enable High to Output High-Z Set Up Times tSA Address Setup Time 1.5 ____ 1.5 ____ 1.5 ____ ns tSS Address Status Setup Time 1.5 ____ 1.5 ____ 1.5 ____ ns tSD Data In Setup Time 1.5 ____ 1.5 ____ 1.5 ____ ns tSW Write Setup Time 1.5 ____ 1.5 ____ 1.5 ____ ns tSAV Address Advance Setup Time 1.5 ____ 1.5 ____ 1.5 ____ ns tSC Chip Enable/Select Setup Time 1.5 ____ 1.5 ____ 1.5 ____ ns Hold Times tHA Address Hold Time 0.5 ____ 0.5 ____ 0.5 ____ ns tHS Address Status Hold Time 0.5 ____ 0.5 ____ 0.5 ____ ns tHD Data In Hold Time 0.5 ____ 0.5 ____ 0.5 ____ ns tHW Write Hold Time 0.5 ____ 0.5 ____ 0.5 ____ ns tHAV Address Advance Hold Time 0.5 ____ 0.5 ____ 0.5 ____ ns tHC Chip Enable/Select Hold Time 0.5 ____ 0.5 ____ 0.5 ____ ns Sleep Mode and Configuration Parameters tZZPW ZZ Pulse Width 100 ____ 100 ____ 100 ____ ns tZZR(3) ZZ Recovery Time 100 ____ 100 ____ 100 ____ ns tCFG (4) Configuration Set-up Time 24 ____ 27 ____ 30 ____ NOTES: 1. Measured as HIGH above VIH and LOW below VIL. 2. Transition is measured ±200mV from steady-state. 3. Device must be deselected when powered-up from sleep mode. 4. tCFG is the minimum time required to configure the device based on the LBO input. LBO is a static input and must not change during normal operation. 6.42 12 Sep.13.21 ns 5310 tbl 16 Sep.13.21 6.42 13 Output Disabled tSC tSA tSS tHS Ax Pipelined Read tOLZ tOE tHC tHA O1(Ax) Ay (1) tCH tCLZ tOHZ tCD tSW tCL tSAV O1(Ay) tCDC tHAV O2(Ay) tHW Burst Pipelined Read O3(Ay) ADV HIGH suspends burst O4(Ay) (Burst wraps around to its initial state) O1(Ay) tCHZ O2(Ay) 5310 drw 08 , NOTES: 1. O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the first output from the external address Ay; O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input. 2. ZZ input is LOW and LBO is Don't Care for this cycle. 3. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH. DATAOUT OE ADV (Note 3) CE, CS1 GW,BWE,BWx ADDRESS ADSC ADSP CLK tCYC 71V67603, 71V67803, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with 3.3V I/O, Pipelined Outputs, Single Cycle Deselect Commercial and Industrial Temperature Ranges Timing Waveform of Pipelined Read Cycle(1,2) Sep.13.21 6.42 14 tSA tHA tSS tHS tCLZ tCD Single Read Ax (2) tOE O1(Ax) tOHZ tSW Ay tCH Pipelined Write I1(Ay) tSD tHD tCL tHW Az tOLZ tCD O2(Az) Pipelined Burst Read O1(Az) tCDC 5310 drw 09 O3(Az) , NOTES: 1. Device is selected through entire cycle; CE and CS1 are LOW, CS0 is HIGH. 2. ZZ input is LOW and LBO is Don't Care for this cycle. 3. O1 (Ax) represents the first output from the external address Ax. I1 (Ay) represents the first input from the external address Ay; O1 (Az) represents the first output from the external address Az; O2 (Az) represents the next output data in the burst sequence of the base address Az, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input. DATAOUT DATAIN OE ADV GW ADDRESS ADSP CLK tCYC 71V67603, 71V67803, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with 3.3V I/O, Pipelined Outputs, Single Cycle Deselect Commercial and Industrial Temperature Ranges Timing Waveform of Combined Pipelined Read and Write Cycles(1,2,3) Sep.13.21 6.42 15 O4(Aw) Ax Burst Read tHC O3(Aw) tSC tSA tHA tSS tHS Ay tCL Single Write tOHZ I1(Ax) I1(Ay) I2(Ay) Burst Write I2(Ay) (ADV HIGH suspends burst) tSAV GW is ignored when ADSP initiates a cycle and is sampled on the next clock rising edge tCH I3(Ay) tHAV I4(Ay) tSD I1(Az) tHW tSW Az I3(Az) 5310 drw 10 Burst Write I2(Az) tHD NOTES: 1. ZZ input is LOW, BWE is HIGH and LBO is Don't Care for this cycle. 2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. I1 (Ax) represents the first input from the external address Ax. I1 (Ay) represents the first input from the external address Ay; I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input. In the case of input I2 (Ay) this data is valid for two cycles because ADV is high and has suspended the burst. 3. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH. DATAOUT DATAIN OE ADV (Note 3) CE, CS1 GW ADDRESS ADSC ADSP CLK tCYC 71V67603, 71V67803, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with 3.3V I/O, Pipelined Outputs, Single Cycle Deselect Commercial and Industrial Temperature Ranges Timing Waveform of Write Cycle No. 1 — GW Controlled(1,2,3) , Sep.13.21 6.42 16 tHC Burst Read O3(Aw) tSC tSA tHA tSS tHS O4(Aw) Ax Ay tCL Single Write tOHZ I1(Ax) I1(Ay) Burst Write I2(Ay) (ADV suspends burst) BWx is ignored when ADSP initiates a cycle and is sampled on next clock rising edge BWE is ignored when ADSP initiates a cycle and is sampled on next clock rising edge tCH I2(Ay) I3(Ay) I4(Ay) tSD Extended Burst Write I1(Az) tSAV tHW tSW tHW tSW Az I2(Az) tHD 5310 drw 11 I3(Az) , NOTES: 1. ZZ input is LOW, GW is HIGH and LBO is Don't Care for this cycle. 2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. I1 (Ax) represents the first input from the external address Ax. I1 (Ay) represents the first input from the external address Ay; I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input. In the case of input I2 (Ay) this data is valid for two cycles because ADV is high and has suspended the burst. 3. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH. DATAOUT DATAIN OE ADV (Note 3) CE, CS1 BWx BWE ADDRESS ADSC ADSP CLK tCYC 71V67603, 71V67803, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with 3.3V I/O, Pipelined Outputs, Single Cycle Deselect Commercial and Industrial Temperature Ranges Timing Waveform of Write Cycle No. 2 — Byte Controlled(1,2,3) Sep.13.21 6.42 17 tSS tSC tSA tHS Ax Single Read tOLZ tOE tHC tHA O1(Ax) tCH tCL tZZPW Snooze Mode tZZR NOTES: 1. Device must power up in deselected Mode 2. LBO is Don't Care for this cycle. 3. It is not necessary to retain the state of the input registers throughout the Power-down cycle. 4. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH. ZZ DATAOUT OE ADV (Note 4) CE, CS1 GW ADDRESS ADSC ADSP CLK tCYC Az 5310 drw 12 71V67603, 71V67803, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with 3.3V I/O, Pipelined Outputs, Single Cycle Deselect Commercial and Industrial Temperature Ranges Timing Waveform of Sleep (ZZ) and Power-Down Modes(1,2,3) , 71V67603, 71V67803, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with 3.3V I/O, Pipelined Outputs, Single Cycle Deselect Commercial and Industrial Temperature Ranges Non-Burst Read Cycle Timing Waveform CLK ADSP ADSC ADDRESS Av Aw Ax Ay Az GW, BWE, BWx CE, CS1 CS0 OE (Av) DATAOUT (Aw) (Ax) (Ay) NOTES: 1. ZZ input is LOW, ADV is HIGH and LBO is Don't Care for this cycle. 2. (Ax) represents the data for address Ax, etc. 3. For read cycles, ADSP and ADSC function identically and are therefore interchangeable. , 5310 drw 14 Non-Burst Write Cycle Timing Waveform CLK ADSP ADSC ADDRESS Av Aw Ax Ay Az (Ax) (Ay) (Az) GW CE, CS1 CS0 DATAIN (Av) (Aw) NOTES: 1. ZZ input is LOW, ADV and OE are HIGH, and LBO is Don't Care for this cycle. 2. (Ax) represents the data for address Ax, etc. 3. Although only GW writes are shown, the functionality of BWE and BWx together is the same as GW. 4. For write cycles, ADSP and ADSC have different limitations. 6.42 18 Sep.13.21 , 5310 drw 15 71V67603, 71V67803, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with 3.3V I/O, Pipelined Outputs, Single Cycle Deselect Commercial and Industrial Temperature Ranges Ordering Information XXX X X XX Device Type Power Speed Package X X X Process/ Temperature Range Blank 8 Tray Tape and Reel Blank I(1) Commercial (0°C to +70°C) Industrial (-40°C to +85°C) G(2) Green PF BG BQ 100-pin Plastic Thin Quad Flatpack (PKG100) 119 Ball Grid Array (BG119, BGG119) 165 fine Pitch Ball Grid Array (BQ165, BQG165) 166 150 133 Frequency in Megahertz S Standard Power 71V67603 71V67803 256K x 36 Pipelined Burst Synchronous SRAM 512K x 18 Pipelined Burst Synchronous SRAM 5310 drw 13 NOTES: 1. Contact your local sales office for Industrial temp range for other speeds, packages and powers. 2. Green parts available. For specific speeds, packages and powers contact your local sales office. 6.42 19 Sep.13.21 71V67603, 71V67803, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with 3.3V I/O, Pipelined Outputs, Single Cycle Deselect Commercial and Industrial Temperature Ranges Orderable Part Information 133 Pkg. Code Pkg. Type Temp. Grade 71V67603S150BG BG119 PBGA C C 71V67603S150BG8 BG119 PBGA C C 71V67603S150BGG BGG119 PBGA C BGG119 PBGA C Pkg. Code Pkg. Type Temp. Grade Speed (MHz) 71V67603S133BG BG119 PBGA C 150 71V67603S133BG8 BG119 PBGA 71V67603S133BGG BGG119 PBGA Speed (MHz) Orderable Part ID Orderable Part ID 71V67603S133BGG8 BGG119 PBGA C 71V67603S150BGG8 71V67603S133BGGI BGG119 PBGA I 71V67603S150BGGI BGG119 PBGA I 71V67603S133BGGI8 BGG119 PBGA I 71V67603S150BGGI8 BGG119 PBGA I BG119 PBGA I 71V67603S150BGI BG119 PBGA I BG119 PBGA I 71V67603S133BGI 71V67603S133BGI8 BG119 PBGA I 71V67603S150BGI8 71V67603S133BQ BQ165 CABGA C 71V67603S150BQ BQ165 CABGA C 71V67603S133BQ8 BQ165 CABGA C 71V67603S150BQ8 BQ165 CABGA C 71V67603S133BQG BQG165 CABGA C 71V67603S150BQG BQG165 CABGA C BQG165 CABGA C 71V67603S133BQG8 BQG165 CABGA C 71V67603S150BQG8 71V67603S133BQGI BQG165 CABGA I 71V67603S150BQI BQ165 CABGA I 71V67603S133BQGI8 BQG165 CABGA I 71V67603S150BQI8 BQ165 CABGA I BQ165 CABGA I 71V67603S150PFG PKG100 TQFP C PKG100 TQFP C 71V67603S133BQI 71V67603S133BQI8 BQ165 CABGA I 71V67603S150PFG8 71V67603S133PFG PKG100 TQFP C 71V67603S150PFGI PKG100 TQFP I 71V67603S133PFG8 PKG100 TQFP C 71V67603S150PFGI8 PKG100 TQFP I 71V67603S133PFGI PKG100 TQFP I 71V67603S166BQ BQ165 CABGA C 71V67603S166BQ8 BQ165 CABGA C 71V67603S166BQG BQG165 CABGA C 71V67603S166BQG8 BQG165 CABGA C 71V67603S166PFG PKG100 TQFP C 71V67603S166PFG8 PKG100 TQFP C 71V67603S133PFGI8 PKG100 TQFP 166 I 6.42 20 Sep.13.21 71V67603, 71V67803, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with 3.3V I/O, Pipelined Outputs, Single Cycle Deselect Commercial and Industrial Temperature Ranges Orderable Part Information (con't) Speed (MHz) 133 Orderable Part ID 71V67803S133BG Pkg. Code Pkg. Type Temp. Grade Speed (MHz) BG119 PBGA C 150 Pkg. Code Pkg. Type Temp. Grade 71V67803S150BG BG119 PBGA C BG119 PBGA C Orderable Part ID 71V67803S133BG8 BG119 PBGA C 71V67803S150BG8 71V67803S133BGG BGG119 PBGA C 71V67803S150BQ BQ165 CABGA C 71V67803S133BGG8 BGG119 PBGA C 71V67803S150BQ8 BQ165 CABGA C BQ165 CABGA C 71V67803S150BQI BQ165 CABGA I 71V67803S133BQG BQG165 CABGA C 71V67803S150PFG PKG100 TQFP C 71V67803S133BQG8 BQG165 CABGA C 71V67803S150PFG8 PKG100 TQFP C 71V67803S133BQGI BQG165 CABGA I 71V67803S150PFGI PKG100 TQFP I 71V67803S133BQI BQ165 CABGA I 71V67803S150PFGI8 PKG100 TQFP I 71V67803S133PFG PKG100 TQFP C 71V67803S166BG BG119 PBGA C 71V67803S133PFG8 PKG100 TQFP C 71V67803S166BG8 BG119 PBGA C 71V67803S133PFGI PKG100 TQFP I 71V67803S166BQ BQ165 CABGA C 71V67803S133PFGI8 PKG100 TQFP I 71V67803S166BQG BQG165 CABGA C 71V67803S166BQG8 BQG165 CABGA C 71V67803S166PFG PKG100 TQFP C 71V67803S166PFG8 PKG100 TQFP C 71V67803S166PFGI PKG100 TQFP I 71V67803S166PFGI8 PKG100 TQFP I 71V67803S133BQ 166 6.42 21 Sep.13.21 71V67603, 71V67803, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with 3.3V I/O, Pipelined Outputs, Single Cycle Deselect Commercial and Industrial Temperature Ranges Datasheet Document History 12/31/99 04/26/00 05/24/00 07/12/00 12/18/00 10/29/01 10/22/02 11/19/02 04/15 /03 09/30/04 02/21/07 02/20/09 09/13/21 Created datasheet from 71V676 and 71V678 datasheets. I/O voltage and speed grade offerings have been split into separate part numbers. See the following datasheets for: 3.3V I/O, 133–166MHz 71V67603 2.5V I/O, 133–166MHz 71V67602 3.3V I/O, 183–200MHz 71V67613 2.5V I/O, 183–200MHz 71V67612 Pg. 4 Add capacitance for BGA package; Insert clarification note to Absolute Max Ratings and Recommended Operating Temperature tables. Pg. 7 Replace Pin U6 with TRST pin in BGA pin configuration; Add pin description note in pinout Pg. 18 Inserted 100 pin TQFP Package Diagram Outline Pg. 1,8,4,21 Add new package offering, 13 x 15 fBGA 22 Pg. 5,6,7,8 Correct note 2 in BGA and TQFP pinouts Pg. 20 Correction in the119BGA Package Diagram Outline Pg. 5,6 Remove note from TQFP pinout Pg. 7 Add/Remove reference note from BG119 pinout Pg. 9 Remove note from BQ165 pinout Pg. 20 Update BG119 Package Diagram Outline dimensions Pg. 9 Updated ISB2 levels for F=133-166MHz Pg. 1,2 Remove 166MHz and JTAG pins Pg. 7,8 Updated pins U2-U6 to DNU and P5,P7,R5 & R7 to DNU Pg. 9 Remove 166MHz and raise range by 10mA on 150Mhz and 133MHz Pg. 12,22 Remove 166MHz Pg.1-22 Changed datasheet from Advanced to final release. Pg. 4,9,12,22 Added I temp to datasheet. Pg.1,9,12,22 Added 166MHz to datasheet. Pg.4 Updated165fBGA table from TBD to 7. Pg.7 Updated 119BGA pin configurations-reordered I/O signals on P6, P7 (128K x 36) and P7, N6, L6, K7, H6, G7, F6, E7, D6 (256K x 18). Pg.22 Added "Restricted hazardous substance device" to ordering information. Pg.22 Added Z generation die step to ordering information. Pg.22 Removed IDT from ordering information. Pg.1 - 23 Rebranded as Renesas datasheet Pg.5 - 8 Updated package codes Pg.19 Updated Ordering Information with I-temp and green availability Deleted Z generation die step from ordering information Pg.20,21 Added Orderable Part Information tables 6.42 22 Sep.13.21 IMPORTANT NOTICE AND DISCLAIMER RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products. (Rev.1.0 Mar 2020) Corporate Headquarters Contact Information TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/ Trademarks Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. © 2020 Renesas Electronics Corporation. All rights reserved.