0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
ISL32433EIBZ-T7A

ISL32433EIBZ-T7A

  • 厂商:

    RENESAS(瑞萨)

  • 封装:

    SOIC14

  • 描述:

    IC TRANSCEIVER FULL 1/1 14SOIC

  • 数据手册
  • 价格&库存
ISL32433EIBZ-T7A 数据手册
DATASHEET ISL32430E, ISL32432E, ISL32433E, ISL32435E, ISL32437E FN7920 Rev.1.00 Feb 15, 2019 ±40V Fault Protected, 3.3V to 5V, ±15V Common-Mode Range, RS-485/RS-422 Transceivers With Cable Invert and ±15kV ESD The ISL32430E, ISL32432E, ISL32433E, ISL32435E, and ISL32437E are 3.3V to 5V powered, fault protected, extended common-mode range differential transceivers for balanced communication. The RS-485 bus pins, driver outputs and receiver inputs, are protected against overvoltages up to ±40V and against ±15kV ESD strikes. Additionally, these transceivers operate in environments with common-mode voltages up to ±15V (exceeds the RS-485 requirement), making this RS-485 family one of the most robust on the market. The transmitters are RS-485 compliant with VCC ≥ 4.5V and deliver a 1.1V differential output voltage into the RS-485 specified 54Ω load even with VCC = 3V. Features • Fault protected RS-485 bus pins . . . . . . . . . . . . . . up to ±40V • Extended common-mode range. . . . . . . . . . . . . . . . . . . . ±15V larger than required for RS-485 • ±15kV HBM ESD protection on RS-485 bus pins • Wide supply range . . . . . . . . . . . . . . . . . . . . . . . . . . 3V to 5.5V • Cable invert pin corrects for reversed cable connections while maintaining Rx full fail-safe functionality (ISL32437E only) • 1/4 Unit load for up to 128 devices on the bus The receiver (Rx) inputs feature a full fail-safe design that ensures a logic high Rx output if the Rx inputs are floating, shorted, or on a terminated but undriven (idle) bus. The Rx full fail-safe operation is maintained even when the Rx input polarity is switched (cable invert function on ISL32437E). • High transient overvoltage tolerance. . . . . . . . . . . . . . . . ±60V The ISL32437E includes a cable invert function that reverses the polarity of the Rx and Tx bus pins if the cable is misconnected during installation. • Ultra low shutdown supply current. . . . . . . . . . . . . . . . . . 10µA See Table 1 on page 4 for key features and configurations by device number. • Full fail-safe (open, short, terminated) RS-485 receivers • Choice of RS-485 data rates . . . . . . . . . . . . . 250kbps or 1Mbps • Low quiescent supply current. . . . . . . . . . . . . . . . . . . . 2.1mA • Pb-free (RoHS compliant) Applications • Utility meters/automated meter reading systems • Air conditioning systems Related Literature • Security camera networks For a full list of related documents, visit our website: • ISL32430E, ISL32432E, ISL32433E, ISL32435E, and ISL32437E device pages • Building lighting and environmental control systems • Industrial/process control networks 20 VOLTAGE (V) 15 B VID = ±1V 2Mbps 10 5 RO 0 15 COMMON-MODE RANGE (V) VCC = 3V A 12 0 -7 -15 TIME (200ns/DIV) FIGURE 1. EXCEPTIONAL ISL32433E RX OPERATES AT >1Mbps EVEN WITH ±15V COMMON-MODE VOLTAGE FN7920 Rev.1.00 Feb 15, 2019 STANDARD RS-485 TRANSCEIVER ISL3243XE FIGURE 2. TRANSCEIVERS DELIVER SUPERIOR COMMON-MODE RANGE vs STANDARD RS-485 DEVICES Page 1 of 22 ISL32430E, ISL32432E, ISL32433E, ISL32435E, ISL32437E Typical Operating Circuits +3.3V +3.3V + 14 VCC 2 RO 0.1µF 14 9 Y VCC RT A 12 R 0.1µF + 10 Z B 11 D DI 5 3 RE DE 4 4 DE RE 3 5 DI RT Z 10 11 B Y 9 D GND 6, 7 RO 2 R 12 A GND 6, 7 SOIC PINOUT SHOWN FIGURE 3. ISL32430E, ISL32433E FULL DUPLEX NETWORK +3.3V +3.3V + 8 0.1µF VCC 1 RO 8 VCC R D 2 RE B/Z 7 3 DE A/Y 6 4 DI 0.1µF + RT RT DI 4 7 B/Z DE 3 6 A/Y RE 2 RO 1 R D GND 5 GND 5 FIGURE 4. ISL32432E, ISL32435E HALF DUPLEX NETWORK +3.3V +3.3V + 8 0.1µF 0.1µF + 8 VCC VCC 2 INV 1 RO R A/Y 6 B/Z 7 RT RT 7 B/Z 6 A/Y RO 1 R DE 3 3 DE 4 DI D D GND 5 THE IC ON THE LEFT HAS THE CABLE CONNECTIONS SWAPPED, SO THE INV PIN IS STRAPPED HIGH TO INVERT THE RX AND TX POLARITY GND DI 4 INV 2 5 FIGURE 5. ISL32437E HALF DUPLEX NETWORK USING CABLE INVERT FUNCTION FN7920 Rev.1.00 Feb 15, 2019 Page 2 of 22 ISL32430E, ISL32432E, ISL32433E, ISL32435E, ISL32437E Ordering Information PART NUMBER (Notes 2, 3) PART MARKING TEMP. RANGE (°C) TAPE AND REEL (Units) (Note 1) PACKAGE (RoHS Compliant) PKG. DWG. # ISL32430EIBZ ISL32430 EIBZ -40 to +85 - 14 Ld SOIC M14.15 ISL32430EIBZ-T ISL32430 EIBZ -40 to +85 2.5k 14 Ld SOIC M14.15 ISL32430EIBZ-T7A ISL32430 EIBZ -40 to +85 250 14 Ld SOIC M14.15 ISL32430EIUZ 2430E -40 to +85 - 10 Ld MSOP M10.118 ISL32430EIUZ-T 2430E -40 to +85 2.5k 10 Ld MSOP M10.118 ISL32430EIUZ-T7A 2430E -40 to +85 250 10 Ld MSOP M10.118 ISL32432EIBZ 32432 EIBZ -40 to +85 - 8 Ld SOIC M8.15 ISL32432EIBZ-T 32432 EIBZ -40 to +85 2.5k 8 Ld SOIC M8.15 ISL32432EIBZ-T7A 32432 EIBZ -40 to +85 250 8 Ld SOIC M8.15 ISL32432EIUZ 2432E -40 to +85 - 8 Ld MSOP M8.118 ISL32432EIUZ-T 2432E -40 to +85 2.5k 8 Ld MSOP M8.118 ISL32432EIUZ-T7A 2432E -40 to +85 250 8 Ld MSOP M8.118 ISL32433EIBZ ISL32433 EIBZ -40 to +85 - 14 Ld SOIC M14.15 ISL32433EIBZ-T ISL32433 EIBZ -40 to +85 2.5k 14 Ld SOIC M14.15 ISL32433EIBZ-T7A ISL32433 EIBZ -40 to +85 250 14 Ld SOIC M14.15 ISL32433EIUZ 2433E -40 to +85 - 10 Ld MSOP M10.118 ISL32433EIUZ-T 2433E -40 to +85 2.5k 10 Ld MSOP M10.118 ISL32433EIUZ-T7A 2433E -40 to +85 250 10 Ld MSOP M10.118 ISL32435EIBZ 32435 EIBZ -40 to +85 - 8 Ld SOIC M8.15 ISL32435EIBZ-T 32435 EIBZ -40 to +85 2.5k 8 Ld SOIC M8.15 ISL32435EIBZ-T7A 32435 EIBZ -40 to +85 250 8 Ld SOIC M8.15 ISL32435EIUZ 2435E -40 to +85 - 8 Ld MSOP M8.118 ISL32435EIUZ-T 2435E -40 to +85 2.5k 8 Ld MSOP M8.118 ISL32435EIUZ-T7A 2435E -40 to +85 250 8 Ld MSOP M8.118 ISL32437EIBZ 32437 EIBZ -40 to +85 - 8 Ld SOIC M8.15 ISL32437EIBZ-T 32437 EIBZ -40 to +85 2.5k 8 Ld SOIC M8.15 ISL32437EIBZ-T7A 32437 EIBZ -40 to +85 250 8 Ld SOIC M8.15 ISL32437EIUZ 2437E -40 to +85 - 8 Ld MSOP M8.118 ISL32437EIUZ-T 2437E -40 to +85 2.5k 8 Ld MSOP M8.118 ISL32437EIUZ-T7A 2437E -40 to +85 250 8 Ld MSOP M8.118 NOTES: 1. See TB347 for details about reel specifications. 2. These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020. 3. For Moisture Sensitivity Level (MSL), see the ISL32430E, ISL32432E, ISL32433E, ISL32435E, ISL32437E device pages. For more information about MSL, see TB363. FN7920 Rev.1.00 Feb 15, 2019 Page 3 of 22 ISL32430E, ISL32432E, ISL32433E, ISL32435E, ISL32437E TABLE 1. SUMMARY OF FEATURES HALF/FULL DUPLEX DATA RATE (Mbps) SLEW-RATE LIMITED? EN PINS? HOT PLUG CABLE INVERT (INV) PIN? QUIESCENT ICC (mA) LOW POWER SHUTDOWN? PIN COUNT ISL32430E Full 0.25 Yes Yes No No 2.1 Yes 10, 14 ISL32432E Half 0.25 Yes Yes No No 2.1 Yes 8 ISL32433E Full 1 Yes Yes No No 2.1 Yes 10, 14 ISL32435E Half 1 Yes Yes No No 2.1 Yes 8 ISL32437E Half 0.25 Yes Tx Only No Yes 2.1 No 8 PART NUMBER Pin Configurations ISL32430E, ISL32433E ISL32430E, ISL32433E (14 LD SOIC) TOP VIEW NC 1 RO 2 R RE 3 DE 4 D DI 5 (10 LD MSOP) TOP VIEW 14 VCC RO 1 13 NC RE 2 12 A DE 3 11 B DI 4 10 Z GND 5 GND 6 9 Y GND 7 8 NC 8 VCC RO 1 RE 2 7 B/Z DE 3 6 A/Y 5 GND DI 4 R D DI 4 10 VCC 9 A 8 B D 7 Z 6 Y ISL32437E (8 LD SOIC, 8 LD MSOP) TOP VIEW ISL32432E, ISL32435E (8 LD SOIC, 8 LD MSOP) TOP VIEW RO 1 R 8 VCC INV 2 7 B/Z DE 3 6 A/Y 5 GND R D Pin Descriptions PIN NUMBER PIN NAME ISL32430E, ISL32430E, ISL32433E, ISL32433E, ISL32432E, 14 LD SOIC 10 LD MSOP ISL32435E ISL32437E FUNCTION RO 2 1 1 1 Receiver output. For parts without the cable invert function, or if INV is low, then: If A - B  -10mV, RO is high; if A - B  -200mV, RO is low. If INV is high, then: If B - A  -10mV, RO is high; if B - A  -200mV, RO is low. In all cases, RO = High if A and B are unconnected (floating), or shorted together, or connected to an undriven, terminated bus (For example, Rx is always fail-safe open, shorted, and idle, even if polarity is inverted). RE 3 2 2 N/A Receiver output enable. RO is enabled when RE is low; RO is high impedance when RE is high. Internally pulled low. DE 4 3 3 3 Driver output enable. The driver outputs, Y and Z, are enabled by bringing DE high, and they are high impedance when DE is low. Internally pulled high. DI 5 4 4 4 Driver input. For parts without the cable invert function, or if INV is low, a low on DI forces output Y low and output Z high, while a high on DI forces output Y high and output Z low. The output states, relative to DI, invert if INV is high. FN7920 Rev.1.00 Feb 15, 2019 Page 4 of 22 ISL32430E, ISL32432E, ISL32433E, ISL32435E, ISL32437E Pin Descriptions (Continued) PIN NUMBER PIN NAME ISL32430E, ISL32430E, ISL32433E, ISL32433E, ISL32432E, 14 LD SOIC 10 LD MSOP ISL32435E ISL32437E FUNCTION GND 6, 7 5 5 5 Ground connection. A/Y N/A N/A 6 6 ±40V Fault Protected and ±15kV ESD protected RS-485/RS-422 I/O pin. For parts without the cable invert function, or if INV is low, A/Y is the non-inverting receiver input and non-inverting driver output. If INV is high, A/Y is the inverting receiver input and the inverting driver output. Pin is an input if DE = 0; pin is an output if DE = 1. B/Z N/A N/A 7 7 ±40V Fault Protected and ±15kV ESD protected RS-485/RS-422 I/O pin. For parts without the cable invert function, or if INV is low, B/Z is the inverting receiver input and inverting driver output. If INV is high, B/Z is the non-inverting receiver input and the non-inverting driver output. Pin is an input if DE = 0; pin is an output if DE = 1. A 12 9 N/A N/A ±40V Fault Protected and ±15kV ESD protected RS-485/RS-422 non-inverting receiver input. B 11 8 N/A N/A ±40V Fault Protected and ±15kV ESD protected RS-485/RS-422 inverting receiver input. Y 9 6 N/A N/A ±40V Fault Protected and ±15kV ESD protected RS-485/RS-422 non-inverting driver output. Z 10 7 N/A N/A ±40V Fault Protected and ±15kV ESD protected RS-485/RS-422 inverting driver output. VCC 14 10 8 8 System power supply input (3V to 5.5V). INV N/A N/A N/A 2 Receiver and driver Cable Invert (polarity selection) input. When driven high, this pin swaps the polarity of the driver output and receiver input pins. If unconnected (floating) or connected low, normal RS-485 polarity conventions apply. Internally pulled low. NC 1, 8, 13 N/A N/A N/A No Internal Connection. Truth Tables RECEIVING INPUTS TRANSMITTING INPUTS OUTPUTS RE DE DI INV (Note 4) Y Z X 1 1 0 1 0 X 1 0 0 0 1 X 1 1 1 0 1 X 1 0 1 1 0 0 0 X X High-Z High-Z 1 0 X X High-Z* High-Z* NOTES: 4. Parts without the INV pin follow the rows with INV = “0” and “X”. *Low Power Shutdown Mode (See Notes 13 and 18). FN7920 Rev.1.00 Feb 15, 2019 OUTPUT RE (Note 18) DE (Half Duplex) DE (Full Duplex) A-B INV (Note 4) RO 0 0 X ≥ -0.01V 0 1 0 0 X ≤ -0.2V 0 0 0 0 X ≤ 0.01V 1 1 0 0 X ≥ 0.2V 1 0 0 0 X Inputs Open or Shorted X 1 1 0 0 X X High-Z* 1 1 1 X X High-Z NOTE: *Low Power Shutdown Mode (See Notes 13 and 18). Page 5 of 22 ISL32430E, ISL32432E, ISL32433E, ISL32435E, ISL32437E Absolute Maximum Ratings Thermal Information VCC to Ground . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7V Input Voltages DI, DE, RE, INV. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to VCC + 0.3V Input/Output Voltages A/Y, B/Z, A, B, Y, Z . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50V A/Y, B/Z, A, B, Y, Z (Transient Pulse Through 100Ω, Note 5) . . . . . . . . . . . . . . . . . . . ±60V RO. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to (VCC +0.3V) Short-Circuit Duration Y, Z . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Indefinite ESD Rating . . . . . . . . . . . . . . . . . . . . . see“ESD PERFORMANCE” on page 7 Latch-Up (per JESD78, Level 2, Class A) . . . . . . . . . . . . . . . . . . . . . +125°C Thermal Resistance (Typical) JA (°C/W) JC (°C/W) 8 Ld SOIC Package (Notes 6, 7) . . . . . . . . . . 108 47 8 Ld MSOP Package (Notes 6, 7) . . . . . . . . . 140 40 10 Ld MSOP Package (Notes 6, 7) . . . . . . . . 135 50 14 Ld SOIC Package (Notes 6, 7) . . . . . . . . . 88 39 Maximum Junction Temperature (Plastic Package). . . . . . . . . . . . . . . +150°C Maximum Storage Temperature Range . . . . . . . . . . . . . . . -65°C to +150°C Pb-Free Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . see TB493 Recommended Operating Conditions Supply Voltage (VCC). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3.3V or 5V Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40°C to +85°C Bus Pin Common-Mode Voltage Range. . . . . . . . . . . . . . . . . . -15V to +15V CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty. NOTES: 5. Tested according to TIA/EIA-485-A, Section 4.2.6 (±60V for 15µs at a 1% duty cycle). 6. JA is measured with the component mounted on a high-effective thermal conductivity test board in free air. See TB379 for details. 7. For JC, the “case temp” location is taken at the package top center. Electrical Specifications Test conditions: VCC = 3V to 3.6V and 4.5V to 5.5V; unless otherwise specified. Typical values are at the worst case of VCC = 5V or VCC = 3.3V, TA = +25°C (Note 8). Boldface limits apply across the operating temperature range, -40°C to +85°C. PARAMETER TEMP (°C) MIN (Note 16) TYP MAX (Note 16) UNIT Full - - VCC V RL = 100Ω (RS-422), VCC ≥ 4.5V Full 2 3 - V RL = 54Ω (RS-485) VCC ≥ 4.5V Full 1.7 2.3 - V VCC = 3.3V Full 1.35 1.42 - V VCC ≥ 3V Full 1.1 1.3 - V SYMBOL TEST CONDITIONS DC CHARACTERISTICS Driver Differential VOUT (No load) VOD1 Driver Differential VOUT (Loaded, Figure 6A) VOD2 Change in Magnitude of Driver Differential VOUT for Complementary Output States VOD RL = 54Ω or 100Ω (Figure 6A) Full - - 0.2 V Driver Differential VOUT with Common-Mode Load (Figure 6B) VOD3 RL = 60Ω, -15V ≤ VCM ≤ 15V, VCC ≥ 4.5V Full 1.5 - - V Driver Common-Mode VOUT (Figure 6A) VOC RL = 54Ω or 100Ω Full -1 - 3 V Change in Magnitude of Driver Common-Mode VOUT for Complementary Output States VOC RL = 54Ω or 100Ω (Figure 6A) Full - - 0.2 V Driver Short-Circuit Current IOSD DE = VCC, -15V ≤ VO ≤ 15V (Note 10) Full -250 - 250 mA IOSD1 At first foldback, 24V ≤ VO ≤ -24V Full -83 - 83 mA IOSD2 At second foldback, 35V ≤ VO ≤ -35V Full -13 - 13 mA Logic Input High Voltage VIH DE, DI, RE, INV (See Figure 28) Full 2.35 - - V Logic Input Low Voltage VIL DE, DI, RE, INV Full - - 0.8 V Logic Input Current IIN1 DI Full -1 - 1 µA DE, RE, INV Full -15 6 15 µA FN7920 Rev.1.00 Feb 15, 2019 Page 6 of 22 ISL32430E, ISL32432E, ISL32433E, ISL32435E, ISL32437E Electrical Specifications Test conditions: VCC = 3V to 3.6V and 4.5V to 5.5V; unless otherwise specified. Typical values are at the worst case of VCC = 5V or VCC = 3.3V, TA = +25°C (Note 8). Boldface limits apply across the operating temperature range, -40°C to +85°C. PARAMETER Input/Output Current (A/Y, B/Z) Input Current (A, B) (Full Duplex Versions Only) Output Leakage Current (Y, Z) (Full Duplex Versions Only) SYMBOL IIN2 IIN3 IOZD TEST CONDITIONS DE = 0V, VCC = 0V or VIN = 12V 3.6V or 5.5V VIN = -7V VCC = 0V or 3.6V or 5.5V TYP MAX (Note 16) UNIT Full - - 250 µA Full -200 - - µA VIN = ±15V Full -800 - 850 µA VIN = ±40V, (Note 17) Full -6 - 6 mA VIN = 12V Full - - 125 µA VIN = -7V Full -100 - - µA VIN = ±15V Full -500 - 500 µA VIN = ±40V, (Note 17) Full -3 - 3 mA Full - - 200 µA VIN = -7V Full -100 - - µA VIN = ±15V Full -500 - 500 µA VIN = ±40V, (Note 17) Full -3 - 3 mA VCC ≤ 3.6V -15V ≤ VCM ≤ 15V, (For ISL32437E only, A-B if INV = 0; B-A if VCC ≥ 4.5V INV = 1) Full -200 -120 -10 mV Full -250 -180 -10 mV +25 - 30 - mV IO = -4mA, VCC ≥ 3V Full 2.4 - - V IO = -8mA, VCC ≥ 4.5V Full 2.4 - - V IO = 4mA, VCC ≥ 3V, VID = -200mV Full - - 0.4 V IO = 5mA, VCC ≥ 4.5V, VID = -250mV Full - - 0.4 V VTH Receiver Input Hysteresis VTH -15V ≤ VCM ≤ 15V Receiver Output High Voltage VOH1 VID = -10mV VOH2 VOL MIN (Note 16) VIN = 12V RE = 0V, DE = 0V, VCC = 0V or 3.6V or 5.5V Receiver Differential Threshold Voltage Receiver Output Low Voltage TEMP (°C) Three-State (High Impedance) Receiver Output Current (Note 18) IOZR 0V ≤ VO ≤ VCC Full -1 0.01 1 µA Receiver Short-Circuit Current IOSR 0V ≤ VO ≤ VCC Full - - ±115 mA DE = VCC, RE = 0V or VCC, DI = 0V or VCC Full - 2.1 4.5 mA DE = 0V, RE = VCC, DI = 0V or VCC Full - 10 35 µA Human Body Model (Tested per JESD22-A114E) +25 - ±8 - kV Machine Model (Tested per JESD22-A115-A) +25 - ±700 - V Human Body Model, Full Duplex from Bus Pins to GND Half Duplex +25 - ±15 - kV +25 - ±16.5 - kV SUPPLY CURRENT No-Load Supply Current (Note 9) Shutdown Supply Current (Note 18) ICC ISHDN ESD PERFORMANCE All Pins RS-485 Pins (A, B, Y, Z, A/Y, B/Z) DRIVER SWITCHING CHARACTERISTICS (250kbps Versions; ISL32430E, ISL32432E, ISL32437E) Driver Differential Output Delay tPLH, tPHL RD = 54Ω, CD = 50pF (Figure 7) Full - 280 1000 ns Driver Differential Output Skew tSKEW RD = 54Ω, CD = 50pF (Figure 7) Full - 4 100 ns Driver Differential Rise or Fall Time tR, tF RD = 54Ω, CD = 50pF (Figure 7) Full 250 650 1500 ns Maximum Data Rate fMAX CD = 820pF (Figure 9) Full 250 - - kbps Driver Enable to Output High tZH SW = GND (Figure 8), (Note 11) Full - - 1600 ns Driver Enable to Output Low tZL SW = VCC (Figure 8), (Note 11) Full - - 1600 ns FN7920 Rev.1.00 Feb 15, 2019 Page 7 of 22 ISL32430E, ISL32432E, ISL32433E, ISL32435E, ISL32437E Electrical Specifications Test conditions: VCC = 3V to 3.6V and 4.5V to 5.5V; unless otherwise specified. Typical values are at the worst case of VCC = 5V or VCC = 3.3V, TA = +25°C (Note 8). Boldface limits apply across the operating temperature range, -40°C to +85°C. PARAMETER SYMBOL TEST CONDITIONS TEMP (°C) MIN (Note 16) TYP MAX (Note 16) UNIT Driver Disable from Output Low tLZ SW = VCC (Figure 8) Full - - 300 ns Driver Disable from Output High tHZ SW = GND (Figure 8) Full - - 300 ns (Notes 13, 18) Full 60 160 600 ns Time to Shutdown tSHDN Driver Enable from Shutdown to Output High tZH(SHDN) SW = GND (Figure 8), (Notes 13, 14, 18) Full - - 3000 ns Driver Enable from Shutdown to Output Low tZL(SHDN) SW = VCC (Figure 8), (Notes 13, 14, 18) Full - - 3000 ns DRIVER SWITCHING CHARACTERISTICS (1Mbps Versions; ISL32433E and ISL32435E) Driver Differential Output Delay tPLH, tPHL RD = 54Ω, CD = 50pF (Figure 7) Full - 70 200 ns Driver Differential Output Skew tSKEW RD = 54Ω, CD = 50pF (Figure 7) Full - 4 25 ns Driver Differential Rise or Fall Time tR, tF RD = 54Ω, CD = 50pF (Figure 7) Full 50 130 300 ns Maximum Data Rate fMAX CD = 820pF (Figure 9) Full 1 - - Mbps Driver Enable to Output High tZH SW = GND (Figure 8), (Note 11) Full - - 300 ns Driver Enable to Output Low tZL SW = VCC (Figure 8), (Note 11) Full - - 300 ns Driver Disable from Output Low tLZ SW = VCC (Figure 8) Full - - 300 ns Driver Disable from Output High tHZ SW = GND (Figure 8) Full - - 300 ns (Note 13) Full 60 160 600 ns Time to Shutdown tSHDN Driver Enable from Shutdown to Output High tZH(SHDN) SW = GND (Figure 8), (Notes 13, 14) Full - - 3000 ns Driver Enable from Shutdown to Output Low tZL(SHDN) SW = VCC (Figure 8), (Notes 13, 14) Full - - 3000 ns RECEIVER SWITCHING CHARACTERISTICS (250kbps Versions; ISL32430E, ISL32432E, ISL32437E) Maximum Data Rate Receiver Input to Output Delay Receiver Skew |tPLH - tPHL | fMAX (Figure 10) Full 250 - - kbps tPLH, tPHL (Figure 10) Full - 240 325 ns tSKD (Figure 10) Full - 6 25 ns Receiver Enable to Output Low tZL RL = 1kΩ, CL = 15pF, SW = VCC (Figure 11), (Notes 12, 18) Full - - 80 ns Receiver Enable to Output High tZH RL = 1kΩ, CL = 15pF, SW = GND (Figure 11), (Notes 12, 18) Full - - 80 ns Receiver Disable from Output Low tLZ RL = 1kΩ, CL = 15pF, SW = VCC (Figure 11), (Note 18) Full - - 80 ns Receiver Disable from Output High tHZ RL = 1kΩ, CL = 15pF, SW = GND (Figure 11), (Note 18) Full - - 80 ns (Notes 13, 18) Full 60 160 600 ns Time to Shutdown tSHDN Receiver Enable from Shutdown to Output High tZH(SHDN) RL = 1kΩ, CL = 15pF, SW = GND (Figure 11), (Notes 13, 15, 18) Full - - 2500 ns Receiver Enable from Shutdown to Output Low tZL(SHDN) RL = 1kΩ, CL = 15pF, SW = VCC (Figure 11), (Notes 13, 15, 18) Full - - 2500 ns RECEIVER SWITCHING CHARACTERISTICS (1Mbps Versions; ISL32433E, ISL32435E) Maximum Data Rate Receiver Input to Output Delay Receiver Skew |tPLH - tPHL | FN7920 Rev.1.00 Feb 15, 2019 fMAX (Figure 10) Full 1 - - Mbps tPLH, tPHL (Figure 10) Full - 115 200 ns tSKD (Figure 10) Full - 4 20 ns Page 8 of 22 ISL32430E, ISL32432E, ISL32433E, ISL32435E, ISL32437E Electrical Specifications Test conditions: VCC = 3V to 3.6V and 4.5V to 5.5V; unless otherwise specified. Typical values are at the worst case of VCC = 5V or VCC = 3.3V, TA = +25°C (Note 8). Boldface limits apply across the operating temperature range, -40°C to +85°C. PARAMETER SYMBOL TEST CONDITIONS TEMP (°C) MIN (Note 16) TYP MAX (Note 16) UNIT Receiver Enable to Output Low tZL RL = 1kΩ, CL = 15pF, SW = VCC (Figure 11), (Note 12) Full - - 80 ns Receiver Enable to Output High tZH RL = 1kΩ, CL = 15pF, SW = GND (Figure 11), (Note 12) Full - - 80 ns Receiver Disable from Output Low tLZ RL = 1kΩ, CL = 15pF, SW = VCC (Figure 11) Full - - 80 ns Receiver Disable from Output High tHZ RL = 1kΩ, CL = 15pF, SW = GND (Figure 11) Full - - 80 ns (Note 13) Full 60 160 600 ns Time to Shutdown tSHDN Receiver Enable from Shutdown to Output High tZH(SHDN) RL = 1kΩ, CL = 15pF, SW = GND (Figure 11), (Notes 13, 15) Full - - 2500 ns Receiver Enable from Shutdown to Output Low tZL(SHDN) RL = 1kΩ, CL = 15pF, SW = VCC (Figure 11), (Notes 13, 15) Full - - 2500 ns NOTES: 8. All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified. 9. Supply current specification is valid for loaded drivers when DE = 0V. 10. Applies to peak current. See “Typical Performance Curves” beginning on page 11 for more information. 11. Keep RE = 0 to prevent the device from entering SHDN (does not apply to the ISL32437E). 12. The RE signal high time must be short enough (typically 600ns to ensure that the device enters SHDN. 15. Set the RE signal high time >600ns to ensure that the device enters SHDN. 16. Compliance to data sheet limits is assured by one or more methods: production test, characterization and/or design. 17. See “Caution” statement below “Absolute Maximum Ratings” on page 6. 18. Does not apply to the ISL32437E. The ISL32437E has no Rx enable function, and thus no SHDN function. Test Circuits and Waveforms VCC RL/2 DE DI VCC Z DI VOD D Y 375Ω Z VCM VOD D Y RL/2 FIGURE 6A. VOD AND VOC RL/2 DE VOC RL/2 375Ω FIGURE 6B. VOD WITH COMMON-MODE LOAD FIGURE 6. DC DRIVER TEST CIRCUITS FN7920 Rev.1.00 Feb 15, 2019 Page 9 of 22 ISL32430E, ISL32432E, ISL32433E, ISL32435E, ISL32437E Test Circuits and Waveforms (Continued) 3V DI 50% 50% 0V VCC tPHL tPLH DE Z DI CD D RD Y OUT (Z) VOH OUT (Y) VOL SIGNAL GENERATOR 90% DIFF OUT (Y - Z) +VOD 90% 10% 10% tR -VOD tF SKEW = |tPLH - tPHL| FIGURE 7B. MEASUREMENT POINTS FIGURE 7A. TEST CIRCUIT FIGURE 7. DRIVER PROPAGATION DELAY AND DIFFERENTIAL TRANSITION TIMES DE Z DI 110Ω VCC D SIGNAL GENERATOR GND SW Y 3V CL DE Note 13 tZH, tZH(SHDN) Note 13 PARAMETER OUTPUT RE DI SW CL (pF) tHZ Y/Z X 1/0 GND 50 tLZ Y/Z X 0/1 VCC 50 tZH Y/Z 0 (Note 11) 1/0 GND 100 tZL, tZL(SHDN) 100 Note 13 tZL Y/Z 0 (Note 11) 0/1 VCC tZH(SHDN) Y/Z 1 (Note 14) 1/0 GND 100 tZL(SHDN) Y/Z 1 (Note 14) 0/1 VCC 100 50% 50% 0V tHZ OUTPUT HIGH 50% OUT (Y, Z) VOH VOH - 0.5V 0V tLZ VCC OUT (Y, Z) 50% VOL + 0.5V VOL OUTPUT LOW FIGURE 8B. MEASUREMENT POINTS FIGURE 8A. TEST CIRCUIT FIGURE 8. DRIVER ENABLE AND DISABLE TIMES VCC 3V DE + Z DI 54Ω D Y SIGNAL GENERATOR CD DI 0V VOD - +VOD DIFF OUT (Y - Z) -VOD 0V FIGURE 9B. MEASUREMENT POINTS FIGURE 9A. TEST CIRCUIT FIGURE 9. DRIVER DATA RATE FN7920 Rev.1.00 Feb 15, 2019 Page 10 of 22 ISL32430E, ISL32432E, ISL32433E, ISL32435E, ISL32437E Test Circuits and Waveforms (Continued) RE B R A SIGNAL GENERATOR B 15pF RO +2.25V 1.5V 1.5V +750mV A tPHL tPLH SIGNAL GENERATOR VCC 50% RO +1.5V 50% 0V FIGURE 10A. TEST CIRCUIT FIGURE 10B. MEASUREMENT POINTS FIGURE 10. RECEIVER PROPAGATION DELAY AND DATA RATE RE B A R VCC 1kΩ RO SIGNAL GENERATOR RE GND SW 15pF Note 13 3V 50% 50% 0V tZH, tZH(SHDN) Note 13 PARAMETER DE A SW tHZ 0 +1.5V GND tLZ 0 -1.5V VCC tZL, tZL(SHDN) tZH (Note 12) 0 +1.5V GND Note 13 tZL (Note 12) 0 -1.5V VCC RO tZH(SHDN) (Note 15) 0 +1.5V GND tZL(SHDN) (Note 15) 0 -1.5V VCC tHZ OUTPUT HIGH VOH - 0.5V 1.5V RO VOH 0V tLZ VCC 1.5V VOL + 0.5V VOL OUTPUT LOW FIGURE 11B. MEASUREMENT POINTS FIGURE 11A. TEST CIRCUIT FIGURE 11. RECEIVER ENABLE AND DISABLE TIMES Typical Performance Curves TA = +25°C; unless otherwise specified. DRIVER OUTPUT CURRENT (mA) RD = 20Ω 70 +25°C 60 RD = 30Ω RD = 54Ω +85°C +25°C 50 40 +85°C RD = 100Ω 30 20 VCC = 5V 10 0 VCC = 3.3V 0 0.5 1 1.5 2 2.5 3 3.5 4 DIFFERENTIAL OUTPUT VOLTAGE (V) 4.5 5 FIGURE 12. DRIVER OUTPUT CURRENT vs DIFFERENTIAL OUTPUT VOLTAGE FN7920 Rev.1.00 Feb 15, 2019 DIFFERENTIAL OUTPUT VOLTAGE (V) 3.25 80 VCC = 5V 3.00 2.75 RD = 100Ω VCC = 5V 2.50 RD = 54Ω 2.25 2.00 1.75 RD = 100Ω VCC = 3.3V RD = 54Ω 1.50 1.25 -40 -30 -20 -10 VCC = 3.3V 0 10 20 30 40 50 60 70 80 85 TEMPERATURE (°C) FIGURE 13. DRIVER DIFFERENTIAL OUTPUT VOLTAGE vs TEMPERATURE Page 11 of 22 ISL32430E, ISL32432E, ISL32433E, ISL32435E, ISL32437E Typical Performance Curves TA = +25°C; unless otherwise specified. (Continued) 2.2 80 VOL, +25°C DE = VCC, RE = X 2.1 DE = GND, RE = GND 1.9 VCC = 5V 1.8 DE = VCC, RE = X 1.7 VCC = 3.3V 1.6 DE = GND, RE = GND 1.5 VCC = 3.3V 1.4 -40 -30 -20 -10 0 10 20 30 40 50 60 70 RECEIVER OUTPUT CURRENT (mA) 2.0 ICC (mA) VCC = 5V 60 VCC = 5V VOL, +85°C VOL, +25°C VCC = 3.3V 40 VOL, +85°C 20 VCC = 3.3V 0 VOH, +85°C -20 VOH, +85°C -40 VOH, +25°C -60 80 85 0 0.5 TEMPERATURE (°C) 1.0 150 VCC = 0V to 5.5V OUTPUT CURRENT (mA) BUS PIN CURRENT (µA) 200 100 0 Y OR Z -200 75 -10 0 10 20 30 Y OR Z = HIGH -50 VCC = 3.3V 270 VCC = 3.3V, +25°C VCC = 3.3V, +85°C VCC = 5V, +85°C -30 -20 0 10 20 30 40 6 5 tPLH SKEW (ns) 250 240 tPLH VCC = 5V 4 3 2 VCC = 3.3V VCC = 5V tPHL 1 210 |tPLH - tPHL| 0 10 20 30 40 50 60 70 80 85 TEMPERATURE (°C) FIGURE 18. DRIVER DIFFERENTIAL PROPAGATION DELAY vs TEMPERATURE (ISL32430E, ISL32432E, ISL32437E) FN7920 Rev.1.00 Feb 15, 2019 -10 7 260 200 -40 -30 -20 -10 VCC = 5V, +25°C OUTPUT VOLTAGE (V) tPHL 220 VCC = 5V, +85°C FIGURE 17. DRIVER OUTPUT CURRENT vs SHORT-CIRCUIT VOLTAGE RD = 54Ω, CD = 50pF 230 5.0 VCC = 5V, +25°C -125 -40 40 FIGURE 16. BUS PIN CURRENT vs BUS PIN VOLTAGE 290 4.5 0 -25 BUS PIN VOLTAGE (V) 300 4.0 25 -100 A/Y OR B/Z -20 3.5 Y OR Z = LOW 50 -75 -300 -30 3.0 VCC = 3.3V, +25°C 100 PROPAGATION DELAY (ns) 2.5 VCC = 3.3V, +85°C 125 300 280 2.0 FIGURE 15. RECEIVER OUTPUT CURRENT vs RECEIVER OUTPUT VOLTAGE 400 -400 -40 1.5 RECEIVER OUTPUT VOLTAGE (V) FIGURE 14. SUPPLY CURRENT vs TEMPERATURE -100 VCC = 5V VOH, +25°C 0 -40 -30 -20 -10 0 10 20 30 40 50 TEMPERATURE (°C) 60 70 80 85 FIGURE 19. DRIVER DIFFERENTIAL SKEW vs TEMPERATURE (ISL32430E, ISL32432E, ISL32437E) Page 12 of 22 ISL32430E, ISL32432E, ISL32433E, ISL32435E, ISL32437E Typical Performance Curves TA = +25°C; unless otherwise specified. (Continued) 75 70 tPLH VCC = 3.3V 4.0 VCC = 5V 3.5 tPHL 3.0 65 SKEW (ns) 60 tPLH tPHL 50 -40 -30 -20 -10 0 10 2.0 1.5 VCC = 3.3V 1.0 VCC = 5V 55 2.5 0.5 20 30 40 50 60 70 |tPLH - tPHL| 0 -40 -30 -20 -10 80 85 TEMPERATURE (°C) RO 5 VCC = 3.3V 0 VCC = 5V 5 RO 0 VCC = 3.3V B RO VCC = 3.3V A TIME (1µs/DIV) RO 2 1 A/Y - B/Z -1 -2 TIME (1µs/DIV) FIGURE 24. VCC = 3.3V, DRIVER AND RECEIVER WAVEFORMS (ISL32430E, ISL32432E, ISL32437E) RECEIVER OUTPUT (V) 0 DRIVER OUTPUT (V) 3 FN7920 Rev.1.00 Feb 15, 2019 TIME (400ns/DIV) FIGURE 23. ±15V RECEIVER PERFORMANCE (ISL32433E, ISL32435E) RD = 54Ω, CD = 50pF DI B -20 DRIVER INPUT (V) RECEIVER OUTPUT (V) VCC = 3.3V VCC = 5V 5 -15 FIGURE 22. ±15V RECEIVER PERFORMANCE (ISL32430E, ISL32432E, ISL32437E) DRIVER OUTPUT (V) RO -10 A -20 0 80 85 -5 -15 0 70 VID = ±1V 1Mbps VCC = 5V 0 -5 -10 3 B 10 VOLTAGE (V) VOLTAGE (V) 0 VID = ±1V 250kbps VCC = 5V 60 A 15 B 10 5 20 A 15 10 20 30 40 50 TEMPERATURE (°C) FIGURE 21. DRIVER DIFFERENTIAL SKEW vs TEMPERATURE (ISL32433E, ISL32435E) FIGURE 20. DRIVER DIFFERENTIAL PROPAGATION DELAY vs TEMPERATURE (ISL32433E, ISL32435E) 20 0 RD = 54Ω, CD = 50pF 3 DI 0 3 0 RO DRIVER INPUT (V) PROPAGATION DELAY (ns) 4.5 RD = 54Ω, CD = 50pF 2 1 0 A/Y - B/Z -1 -2 TIME (400ns/DIV) FIGURE 25. VCC = 3.3V, DRIVER AND RECEIVER WAVEFORMS (ISL32433E, ISL32435E) Page 13 of 22 ISL32430E, ISL32432E, ISL32433E, ISL32435E, ISL32437E 5 0 RO 3 2 1 0 -1 -2 -3 A/Y - B/Z TIME (1µs/DIV) RD = 54Ω, CD = 50pF DI 5 0 5 RO 0 DRIVER INPUT (V) 0 RECEIVER OUTPUT (V) DI 5 DRIVER INPUT (V) RD = 54Ω, CD = 50pF DRIVER OUTPUT (V) DRIVER OUTPUT (V) RECEIVER OUTPUT (V) Typical Performance Curves TA = +25°C; unless otherwise specified. (Continued) 3 2 1 0 -1 A/Y - B/Z -2 -3 TIME (400ns/DIV) FIGURE 27. VCC = 5V, DRIVER AND RECEIVER WAVEFORMS (ISL32433E, ISL32435E) FIGURE 26. VCC = 5V, DRIVER AND RECEIVER WAVEFORMS (ISL32430E, ISL32432E, ISL32437E) 2.4 INPUT HIGH VOLTAGE (V) 2.2 VCC = 5V 2.0 1.8 1.6 VCC = 3.3V 1.4 1.2 1.0 -40 -30 -20 -10 0 10 20 30 40 50 60 70 80 85 TEMPERATURE (°C) FIGURE 28. LOGIC INPUT HIGH VOLTAGE vs TEMPERATURE FN7920 Rev.1.00 Feb 15, 2019 Page 14 of 22 ISL32430E, ISL32432E, ISL32433E, ISL32435E, ISL32437E Application Information Driver (Tx) Features RS-485 and RS-422 are differential (balanced) data transmission standards used for long haul or noisy environments. RS-422 is a subset of RS-485, so RS-485 transceivers are also RS-422 compliant. RS-422 is a point-to-multipoint (multidrop) standard that allows only one driver and up to 10 receivers (assuming one-unit load devices) on each bus. RS-485 is a true multipoint standard that allows up to 32 one unit load devices (any combination of drivers and receivers) on each bus. To allow for multipoint operation, the RS-485 specification requires that drivers must handle bus contention without sustaining any damage. The RS-485 and RS-422 drivers are differential output devices that deliver at least 1.7V across a 54Ω load (RS-485), and at least 2V across a 100Ω load (RS-422) with VCC ≥ 4.5V. The drivers feature low propagation delay skew to maximize bit width, and to minimize EMI. All drivers are three-statable using the active high DE input. An important advantage of RS-485 is the extended Common-Mode Range (CMR) that specifies that the driver outputs and receiver inputs withstand signals that range from +12V to -7V. RS-422 and RS-485 are intended for runs as long as 4000ft, so the wide CMR is necessary to handle ground potential differences and voltages induced in the cable by external fields. A family of ruggedized RS-485 transceivers, the ISL3243xE devices improve on the RS-485 basic requirements and increase system reliability. The CMR increases to ±15V and the RS-485 bus pins (receiver inputs and driver outputs) include fault protection against voltages and transients up to ±40V. Additionally, the ±15kV to ±16.5kV built-in ESD protection complements the fault protection. Receiver (Rx) Features The ISL3243xE devices use a differential input receiver for maximum noise immunity and common-mode rejection. Input sensitivity is better than ±200mV (3.3V operation) as required by the RS-422 and RS-485 specifications. The receiver input (load) current surpasses the RS-422 specification of 3mA and is four times lower than the RS-485 Unit Load (UL) requirement of 1mA maximum; therefore, these products are known as one-quarter UL transceivers. There can be up to 128 of these devices on a network while still complying with the RS-485 loading specification. The receivers functions with common-mode voltages as great as ±15V, so they are ideal for industrial or long networks where induced voltages are a realistic concern. All the receivers include a full fail-safe function that ensures a high-level receiver output if the receiver inputs are unconnected (floating), shorted together, or connected to a terminated bus with all the transmitters disabled (an idle bus). The 250kbps and 1Mbps driver outputs are slew rate limited to minimize EMI and reflections in unterminated or improperly terminated networks. High Overvoltage (Fault) Protection Increases Ruggedness The ±40V fault protection (referenced to the IC GND) on the RS-485 pins makes these transceivers some of the most rugged on the market. This level of protection makes the ISL3243xE family perfect for applications where power (such as 24V supplies) must be routed in the conduit with the data lines or for outdoor applications where large transients are likely to occur. When power is routed with the data lines, even a momentary short between the supply and data lines destroys an unprotected device. The ±40V fault levels of this family are at least three times higher than the levels specified for standard RS-485 ICs. The ISL3243xE’s protection is active whether the Tx is enabled or disabled, and even if the IC is powered down or VCC and Ground are floating. If transients or voltages (including overshoots and ringing) greater than ±50V are possible, additional external protection is required. Use a protection device with the lowest clamping voltage acceptable for the application, and note, TVS type devices typically clamp 5V to 10V above the designated stand-off voltage (such as a “45V TVS” clamps between 50V and 55V). Wide Common-Mode Voltage (CMV) Tolerance Improves Operating Range RS-485 networks, operating in industrial complexes or over long distances, are susceptible to large CMV variations. Either of these operating environments can suffer from large node-to-node ground potential differences or CMV pickup from external electromagnetic sources; devices with only the minimum required +12V to -7V CMR can malfunction. The ISL3243xE’s extended ±15V CMR allows for operation in environments that would overwhelm lesser transceivers. Additionally, the Rx does not phase invert (erroneously change state) even with CMVs of ±20V or differential voltages as large as 40V. The receivers easily meet the data rates supported by the corresponding driver, and most receiver outputs are three-statable using the active low RE input. The Rx in the 250kbps (ISL32430E, ISL32432E, and ISL32437E) and 1Mbps versions (ISL32433E and ISL32435E) include noise filtering circuitry to reject high-frequency signals. The ISL32433E and ISL32435 typically reject pulses narrower than 50ns (equivalent to 20Mbps). The ISL32430E, ISL32432E, and ISL32437E Rx reject pulses below 150ns (6.7Mbps). FN7920 Rev.1.00 Feb 15, 2019 Page 15 of 22 ISL32430E, ISL32432E, ISL32433E, ISL32435E, ISL32437E Cable Invert (Polarity Reversal) Function Built-In Driver Overload Protection Large node count RS-485 networks are commonly wired backwards during installation. When this happens, the node is unable to communicate over the network. When technicians find the miswired node, they must rewire the connector, which is time consuming. The RS-485 specification requires that drivers survive worst case bus contentions undamaged. These transceivers meet this requirement using driver output short-circuit current limits and on-chip thermal shutdown circuitry. The ISL32437E simplifies this task by including a cable invert pin (INV) that allows the technician to invert the polarity of the Rx input and the Tx output pins simply by moving a jumper to change the state of the invert pin. When the invert pin is low, the IC operates like any standard RS-485 transceiver, and the bus pins have their normal polarity definition of A and Y being noninverting and B and Z being inverting. With the invert pin high, the corresponding bus pins reverse their polarity, so B and Z are now noninverting while A and Y become inverting. This unique cable invert function is superior to that found on competing devices, because the Rx full fail-safe function is maintained even when the Rx polarity is reversed. Competitor devices implement the Rx invert function simply by inverting the Rx output. Therefore, with the Rx inputs floating or shorted together, the Rx appropriately delivers a logic 1 in normal polarity but outputs a logic low when the IC is operated in the inverted mode. The innovative Renesas Rx design ensures that the Rx output remains high with the Rx inputs floating or shorted together (VID = 0V), regardless of the state of the invert pin. Data Rate, Cables, and Terminations RS-485/RS-422 are intended for network lengths up to 4000ft, but the maximum system data rate decreases as the transmission length increases. The ISL32433E and ISL32435E can operate at full data rates of 1Mbps with lengths up to 800ft (244m). Jitter is the limiting parameter at this faster data rate, so employing encoded data streams (such as Manchester coded or Return-to-Zero) can allow increased transmission distances. The ISL32430E, ISL32432E, and ISL32437E can operate at 115kbps or less at the full 4000ft (1220m) distance or at 250kbps for lengths up to 3000ft (915m). DC cable attenuation is the limiting parameter, so using better quality cables (such as 22 AWG) can allow increased transmission distance. Use a twisted pair cable for RS-485/RS-422 networks. Twisted pair cables tend to pick up noise and other electromagnetically induced voltages as common-mode signals that are effectively rejected by the differential receivers in these ICs. Short networks using the ISL32430E, ISL32432E, and ISL32437E do not need to be terminated; however, terminations are recommended unless power dissipation is an overriding concern. The driver output stages incorporate a double fold-back short-circuit current limiting scheme ensuring that the output current never exceeds the RS-485 specification even at the common-mode and fault-condition voltage range extremes. The first foldback current level (≈83mA) is set to ensure that the driver never folds back when driving loads with common-mode voltages up to ±15V. The very low, second foldback current setting (≈13mA) minimizes power dissipation if the Tx is enabled when a fault occurs. In the event of a major short-circuit condition, The ISL3243xE’s thermal shutdown feature disables the drivers whenever the die temperature becomes excessive. Thermal shutdown eliminates the power dissipation allowing the die to cool. The drivers automatically re-enable after the die temperature drops about +15°C. If the contention persists, the thermal shutdown/re-enable cycle repeats until the fault is cleared. The receivers stay operational during thermal shutdown. Low Power Shutdown Mode These BiCMOS transceivers all use a fraction of the power required by competitive devices, but they (excluding ISL32437E) also include a shutdown feature that reduces the already low quiescent ICC to a 10µA trickle. The ISL3243xE family enter shutdown whenever the receiver and driver are simultaneously disabled (RE = VCC and DE = GND) for a period of at least 600ns. Disabling both the driver and the receiver for less than 60ns ensures that the transceiver does not enter shutdown. Note that receiver and driver enable times increase when the transceiver enables from shutdown. See Notes 11 through 15 on page 9 for more information. Die Characteristics SUBSTRATE POTENTIAL (POWERED UP): GND PROCESS: Si Gate BiCMOS In point-to-point or point-to-multipoint networks (single driver on bus like RS-422), terminate the main cable in its characteristic impedance (typically 120Ω) at the end farthest from the driver. In multi-receiver applications, keep stubs connecting receivers to the main cable as short as possible. Multipoint (multi-driver) systems require that the main cable is terminated in its characteristic impedance at both ends. Keep stubs connecting a transceiver to the main cable as short as possible. FN7920 Rev.1.00 Feb 15, 2019 Page 16 of 22 ISL32430E, ISL32432E, ISL32433E, ISL32435E, ISL32437E Revision History The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev. DATE REVISION Feb 15, 2019 FN7920.1 Updated links throughout document. Updated Related Literature section. Updated ordering information table by adding all tape and reel information and updating notes. Updated last sentence in first paragraph in “High Overvoltage (Fault) Protection Increases Ruggedness” on page 15. Removed Products section. Updated disclaimer. Mar 1, 2012 FN7920.0 Initial Release FN7920 Rev.1.00 Feb 15, 2019 CHANGE Page 17 of 22 ISL32430E, ISL32432E, ISL32433E, ISL32435E, ISL32437E Package Outline Drawings For the most recent package outline drawing, see M8.118. M8.118 8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE Rev 4, 7/11 5 3.0±0.05 A DETAIL "X" D 8 1.10 MAX SIDE VIEW 2 0.09 - 0.20 4.9±0.15 3.0±0.05 5 0.95 REF PIN# 1 ID 1 2 B 0.65 BSC GAUGE PLANE TOP VIEW 0.55 ± 0.15 0.25 3°±3° 0.85±010 H DETAIL "X" C SEATING PLANE 0.25 - 0.36 0.08 M C A-B D 0.10 ± 0.05 0.10 C SIDE VIEW 1 (5.80) NOTES: (4.40) (3.00) 1. Dimensions are in millimeters. (0.65) (0.40) (1.40) TYPICAL RECOMMENDED LAND PATTERN FN7920 Rev.1.00 Feb 15, 2019 2. Dimensioning and tolerancing conform to JEDEC MO-187-AA and AMSEY14.5m-1994. 3. Plastic or metal protrusions of 0.15mm max per side are not included. 4. Plastic interlead protrusions of 0.15mm max per side are not included. 5. Dimensions are measured at Datum Plane "H". 6. Dimensions in ( ) are for reference only. Page 18 of 22 ISL32430E, ISL32432E, ISL32433E, ISL32435E, ISL32437E M8.15 For the most recent package outline drawing, see M8.15. 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 4, 1/12 DETAIL "A" 1.27 (0.050) 0.40 (0.016) INDEX 6.20 (0.244) 5.80 (0.228) AREA 0.50 (0.20) x 45° 0.25 (0.01) 4.00 (0.157) 3.80 (0.150) 1 2 8° 0° 3 0.25 (0.010) 0.19 (0.008) SIDE VIEW “B” TOP VIEW 2.20 (0.087) SEATING PLANE 5.00 (0.197) 4.80 (0.189) 1.75 (0.069) 1.35 (0.053) 1 8 2 7 0.60 (0.023) 1.27 (0.050) 3 6 4 5 -C- 1.27 (0.050) 0.51(0.020) 0.33(0.013) SIDE VIEW “A 0.25(0.010) 0.10(0.004) 5.20(0.205) TYPICAL RECOMMENDED LAND PATTERN NOTES: 19. Dimensioning and tolerancing per ANSI Y14.5M-1994. 20. Package length does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side. 21. Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side. 22. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area. 23. Terminal numbers are shown for reference only. 24. The lead width as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch). 25. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. 26. This outline conforms to JEDEC publication MS-012-AA ISSUE C. FN7920 Rev.1.00 Feb 15, 2019 Page 19 of 22 ISL32430E, ISL32432E, ISL32433E, ISL32435E, ISL32437E M10.118 For the most recent package outline drawing, see M10.118. 10 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE Rev 1, 4/12 5 3.0±0.05 A DETAIL "X" D 10 1.10 MAX SIDE VIEW 2 0.09 - 0.20 4.9±0.15 3.0±0.05 5 0.95 REF PIN# 1 ID 1 2 0.50 BSC B GAUGE PLANE TOP VIEW 0.55 ± 0.15 0.25 3°±3° 0.85±010 H DETAIL "X" C SEATING PLANE 0.18 - 0.27 0.08 M C A-B D 0.10 ± 0.05 0.10 C SIDE VIEW 1 (5.80) NOTES: (4.40) (3.00) 1. Dimensions are in millimeters. 2. Dimensioning and tolerancing conform to JEDEC MO-187-BA and AMSEY14.5m-1994. 3. Plastic or metal protrusions of 0.15mm max per side are not included. 4. Plastic interlead protrusions of 0.15mm max per side are not included. (0.50) (0.29) (1.40) 5. Dimensions are measured at Datum Plane "H". 6. Dimensions in ( ) are for reference only. TYPICAL RECOMMENDED LAND PATTERN FN7920 Rev.1.00 Feb 15, 2019 Page 20 of 22 ISL32430E, ISL32432E, ISL32433E, ISL32435E, ISL32437E M14.15 For the most recent package outline drawing, see M14.15. 14 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 1, 10/09 8.65 A 3 4 0.10 C A-B 2X 6 14 DETAIL"A" 8 0.22±0.03 D 6.0 3.9 4 0.10 C D 2X 0.20 C 2X 7 PIN NO.1 ID MARK 5 0.31-0.51 B 3 (0.35) x 45° 4° ± 4° 6 0.25 M C A-B D TOP VIEW 0.10 C 1.75 MAX H 1.25 MIN 0.25 GAUGE PLANE C SEATING PLANE 0.10 C 0.10-0.25 1.27 SIDE VIEW (1.27) DETAIL "A" (0.6) NOTES: 1. Dimensions are in millimeters. Dimensions in ( ) for Reference Only. 2. Dimensioning and tolerancing conform to AMSEY14.5m-1994. 3. Datums A and B to be determined at Datum H. (5.40) 4. Dimension does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side. 5. The pin #1 identifier may be either a mold or mark feature. (1.50) 6. Does not include dambar protrusion. Allowable dambar protrusion shall be 0.10mm total in excess of lead width at maximum condition. 7. Reference to JEDEC MS-012-AB. TYPICAL RECOMMENDED LAND PATTERN FN7920 Rev.1.00 Feb 15, 2019 Page 21 of 22 1RWLFH  'HVFULSWLRQVRIFLUFXLWVVRIWZDUHDQGRWKHUUHODWHGLQIRUPDWLRQLQWKLVGRFXPHQWDUHSURYLGHGRQO\WRLOOXVWUDWHWKHRSHUDWLRQRIVHPLFRQGXFWRUSURGXFWV DQGDSSOLFDWLRQH[DPSOHV
ISL32433EIBZ-T7A 价格&库存

很抱歉,暂时无法提供与“ISL32433EIBZ-T7A”相匹配的价格&库存,您可以联系我们找货

免费人工找货