M30245 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
REJ03B0005-0200 Rev.2.00 Oct 16, 2006
M30245 Group
The M30245 group is a 16-bit microcomputer based on the M16C family core technology that uses a high performance silicon gate CMOS process with an M16C/62 Series CPU core. It comes packaged in a 100-pin molded plastic LQFP. They are single-chip USB peripheral microcontrollers that operate at Full Speed (12 Mbps) and are compliant with the Universal Serial Bus (USB) Version 2.0 specification. They also include many built-in peripherals including: A/D converter, Timers, UARTs, Serial Sound Interface, I2C, DMAC, CRC and more. These microcontrollers operate using sophisticated instructions featuring a high level of instruction efficiency, making them capable of executing instructions at high speed.
Features
Number of instructions ................................ 91 Shortest instruction execution time ............. 62.5ns f(XIN)=16MHz, Vcc=3V with no wait USB features: .............................................. Supports full-speed operation (12 Mbps) 3.25K programmable FIFO, 9 endpoints Integrated transceiver Conforms to USB V 2.0 Specification Frequency synthesizer ................................ PLL for 48MHz clock Memory capacity .......................................... 64K ROM / 5K RAM (M30245M8-XXXGP) 128K ROM / 10K RAM (M30245MC-XXXGP) 128K Flash /10K RAM (M30245FCGP) Supply voltage ............................................. 3.0 to 3.6V (f(XIN)=16MHz) Processor modes ....................................... Single chip, Memory expansion, Microprocessor Interrupts ..................................................... 31 internal and 5 external interrupt sources 4 software interrupt sources 7 levels (including key input interrupt X 8) Multifunction 16-bit timer ............................. 5 16-bit timers Serial Communication ................................ 2 X 7/8/9, 2 X 7/8/9/16/24/32 bits Configurable for synchronous or asynchronous mode, Serial Sound Interface, I2C Bus DMAC ........................................................... 4 channels A/D Converter ............................................... 10 bits X 8 channels CRC calculation circuit ................................ 2 polynomials with MSB/LSB selectable Watchdog timer ........................................... 1 line Key-on wake up ........................................... 8 inputs Programmable I/O ....................................... 82 lines AND flash control circuit .............................. Built-in Clock-generating circuit .............................. 2 built-in clock generation circuits (built-in feedback resistor, and external ceramic or quartz oscillator)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 1 of 264
M30245 Group
Description
Table of Contents
Features ................................................................................................................................................. 1 Description ............................................................................................................................................ 3 Memory ................................................................................................................................................ 12 Central Processing Unit ..................................................................................................................... 13 Reset .................................................................................................................................................... 16 Special Function Registers ................................................................................................................ 18 Processor Modes ................................................................................................................................ 26 System Clock ....................................................................................................................................... 38 Power Control ..................................................................................................................................... 45 Frequency synthesizer circuit ............................................................................................................ 47 Interrupts .............................................................................................................................................. 50 INT interrupt ......................................................................................................................................... 62 NMI Interrupt ........................................................................................................................................ 62 Key-Input Interrupt .............................................................................................................................. 62 Address-Match Interrupt ...................................................................................................................... 65 Watchdog Timer .................................................................................................................................. 68 Universal Serial Bus ............................................................................................................................ 70 Vbus Detect .......................................................................................................................................... 98 Direct memory access controller ..................................................................................................... 100 Timer A .............................................................................................................................................. 110 Serial Communication ...................................................................................................................... 125 Clock synchronous serial I/O mode ................................................................................................. 132 Clock asynchronous serial I/O (UART) mode .................................................................................. 137 UART mode (compliant with the SIM interface) ............................................................................. 142 I2C Bus interface mode ..................................................................................................................... 145 Serial Interface Special Function (SPI mode) ................................................................................ 151 IE mode .............................................................................................................................................. 154 Serial Sound Interface ...................................................................................................................... 156 A/D converter ..................................................................................................................................... 168 CRC calculation circuit ..................................................................................................................... 177 Programmable I/O ports ................................................................................................................... 180 AND Flash Control Circuit ................................................................................................................. 190 Flash memory .................................................................................................................................... 195 CPU Rewrite Mode ............................................................................................................................ 197 Parallel I/O Mode .............................................................................................................................. 206 Standard Serial I/O Mode ................................................................................................................. 208 Standard serial I/O mode 1 .............................................................................................................. 211 Standard serial I/O mode 2 .............................................................................................................. 223 Electrical Specifications ................................................................................................................... 234 Usage Notes ....................................................................................................................................... 250
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 2 of 264
M30245 Group
Description
Applications
USB peripherals, such as telephones, audio systems, office equipment, communications equipment, portable devices, scanners, digital cameras, and memory card readers.
Block Diagram
Figure 1.1 is a block diagram of the M30245 group.
8 Port P0
8 Port P1
8 Port P2
8 Port P3
8 Port P4
8 Port P5
8 Port P6
8 Port P7
Port P8
Internal Peripheral Functions Timers Timer TA0 (16 bits) Timer TA1 (16 bits) Timer TA2 (16 bits) Timer TA3 (16 bits) Timer TA4 (16 bits)
System Clock Generator Xin - Xout Xcin - Xcout CRC Arithmetic Circuit (X 16+X 12+X 5+1, X16+X 15+X 2+1) DMAC (4 channels)
Memory USB FIFO (3.25K bytes) ROM/FLASH (Note 1) RAM (Note 2)
7 1
Port P85
UART/Clock Synchronous SI/O (8 bits X 4 channels) A/D Converter (10 bits X 8 channels) Watchdog Timer (15 bits) AND flash control circuit
M16C/62 16-bit CPU Core
Ports P90, P92, P93
Registers R0H R0L R0H R0L R1H R1L R1H R1L R2 R2 R3 R3 A0 A0 A1 A1 FB FB SB
Program counter PC Vector table INTB Stack pointer ISP USP
3
Port P10
USB Function with frequency synthesizer
FLG
Multiplier
8
Note 1: ROM size depends on MCU type Note 2: RAM size depends on MCU type
Figure 1.1. Block diagram of M30245 group
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 3 of 264
M30245 Group
Description
Performance outline
Table 1.1 is a performance outline of the M30245 group.
Table 1.1. M30245 Group performance outline
Parameters
Number of basic Instructions Shortest Instruction execution time Memory size ROM RAM P0 to P8, P10 (excl P85) I/O Input/Output ports P85 P9 Multifunction timer Serial I/O UART2 to 3 A/D converter DMAC CRC calculation circuits AND flash control circuit Watchdog timer Interrupts Clock-generating circuit Supply voltage Power consumption TA0, TA1, TA2, TA3, TA4 UART0 to 1 I I/O 1 bit x 1 4 bits x 1 16 bits x 5 91
Function Description
62.5 ns f(Xin)= 16 MHz, Vcc = 3V 128/64 Kbytes 10/5 Kbytes 8 bits x 10
UART (or clock synchronous or Serial Sound Interface) x 2 UART (or clock synchronous) x 2 10 bits x 8 channels 4 channels (31 trigger sources) CRC-CCITT and CRC-16 Communicate with external AND type flash memory 15 bits x 1 (with prescaler) 31 internal, 4 external sources, 4 software, 7 levels 2 built-in clock generating circuits
(built in feedback resistor, and external ceramic or quartz oscillator)
3.0 ~ 3.6, f(XIN)=16MHz 25mA (Vcc=3.3V, f(XIN)=16MHz no division, USB ON) 16mA (Vcc=3.3V, f(XIN)=16MHz no division, USB OFF)
Operating temperature Package
-20 to 85°C 100-pin plastic mold LQFP
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 4 of 264
M30245 Group
Description
Pin Configuration
Figure 1.2 shows the pin configuration (top view). Table 1.2 lists the pin cross references and Table 1.3 describes the pin functions.
P32/A10
P14/D12
P15/D13
P16/D14
P17/D15
P34/A12
P35/A13
P36/A14
P37/A15
P40/A16
P30/A8
75
76
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
P31/A9
59
58
57
56
55
54
53
52
51
50
P12/D10 /AND_OE P11/D9 /AND_WE P10/D8 /AND_SC P07/D7/AND_DATA7 P06/D6/AND_DATA6 P05/D5/AND_DATA5 P04/D4/AND_DATA4 P03/D3/AND_DATA3 P02/D2/AND_DATA2 P01/D1/AND_DATA1 P00/D0/AND_DATA0 P107/AN7/KI7 P106/AN6/KI6 P105/AN5/KI5 P104/AN4/KI4 P103/AN3/KI3 P102/AN2/KI2 P101/AN1/KI1 AVss LPF VREF AVcc P100/AN0/KI0 P93/ADTRG P92/SOF
P41/A17
P13/D11
P33/A11
P20/A0
P21/A1
P22/A2
P23/A3
P24/A4
P25/A5
P26/A6
P27/A7
Vss
Vcc
P42/A18 P43/A19 P44/CS0 P45/CS1 P46/CS2 P47/CS3 P50/WRL/WR P51/WRH/BHE P52/RD P53/BCLK P54/HLDA P55/HOLD P56/ALE P57/RDY P60/CTS0/RST0/SS0/WS0 P61/CLK0/SCK0 P62/RxD0/SCL0/STxD0/RX0 P63/TxD0/SDA0/SRxD0/XMT0 P64/CTS1/RTS1/SS1/WS1 P65/CLK1/SCK1 P66/RxD1/SCL1/STxD1/RX1 P67/TxD1/SDA1/SRxD1/XMT1 P70/TxD2/SDA2/SRxD2/TA0OUT/LED0 P71/RxD2/SCL2/STxD2/TA0IN/LED1 P72/CLK2/TA1OUT/SCK2/LED2
77
49
78
48
79
47
80
46
81
45
82
44
83
43
84
42
85
41
86
40
87
39
89
M30245Mx/FC 100-pin QFP (0.5mm pitch)
88
38 37
90
36
91
35
92
34
93
33
94
32
95
31
96
30
97
29
98
28
99
27
100
26
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
P87/XCIN
P86/XCOUT
XOUT
XIN
P85/NMI
P77/CTS3/RTS3/SS3/TA3 IN/LED7
P76/CLK3/SCK3/TA3 OUT/LED6
P75/RxD3/SCL3/STxD3/TA2 IN/LED5
P74/TxD3/SDA3/SRxD3/TA2 OUT/LED4
Figure 1.2. Pin Configuration (top view)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 5 of 264
P73/CTS2/RTS2/SS2/TA1 IN/LED3
P84/INT2
P83/INT1
VbusDTCT
P82/INT0
USB D+
USB D-
CNVss
RESET
UVcc
P81/TA4IN
Vss
BYTE
Vcc
P90/ATTACH
P80/TA4OUT
M30245 Group
Description
Table 1.2. Pin cross reference
Pin No.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51
Control
Port
Interrupt
Timer
UART/ USB
Vbus DTCT ATTACH USB D+ USB D-
SPI
I2C
Serial Sound Interface
Analog/ Other
Bus Control
P90 UVcc
BYTE CNVss XCIN XCOUT RESET XOUT Vss XIN Vcc
P87 P86
P85 P84 P83 P82 P81 P80 P77 P76 P75 P74 P73 P72 P71 P70 P67 P66 P65 P64 P63 P62 P61 P60 P57 P56 P55 P54 P53 P52 P51 P50 P47 P46 P45 P44 P43 P42 P41
NMI INT2 INT1 INT0 TA4IN TA4OUT TA3IN TA3OUT TA2IN TA2OUT TA1IN TA1OUT TA0IN TA0OUT CTS3/RTS3 CLK3 RxD3 TxD3 CTS2/RTS2 CLK2 RxD2 TxD2 TxD1 RxD1 CLK1 CTS1/RTS1 TxD0 RxD0 CLK0 CTS0/RTS0 SS3 SCK3 STxD3 SRxD3 SS2 SCK2 STxD2 SRxD2 SRxD1 STxD1 SCK1 SS1 SRxD0 STxD0 SCK0 SS0 SDA0 SCL0 CLK0 CLK2 SCL2 SDA2 SDA1 SCL1 CLK1 XMT1 RX1 SCK1 WS1 XMT0 RX0 SCK0 WS0 RDY ALE HOLD HLDA BCLK RD WRH/BHE WRL/WR CS3 CS2 CS1 CS0 A19 A18 A17 CLK3 SCL3 SDA3 LED7 LED6 LED5 LED4 LED3 LED2 LED1 LED0
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 6 of 264
M30245 Group
Description
Table 1.2 Pin cross reference
Pin No.
52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100
Control
Port
P40 P37 P36 P35 P34 P33 P32 P31
Interrupt
Timer
UART/ USB
SPI
I2C
Serial Sound Interface
Analog/ Other
Bus Control
A16 A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 D15 D14 D13 D12 D11
Vcc P30 Vss P27 P26 P25 P24 P23 P22 P21 P20 P17 P16 P15 P14 P13 P12 P11 P10 P07 P06 P05 P04 P03 P02 P01 P00 P107 P106 P105 P104 P103 P102 P101 AVss LPF VREF AVcc P100 P93 P92 SOF KI0 AN0 ADTRG KI7 KI6 KI5 KI4 KI3 KI2 KI1
AND_OE AND_WE AND_SC
D10 D9 D8
AND_DATA7 D7 AND_DATA6 D6 AND_DATA5 D5 AND_DATA4 D4 AND_DATA3 D3 AND_DATA2 D2 AND_DATA1 D1 AND_DATA0 D0
AN7 AN6 AN5 AN4 AN3 AN2 AN1
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 7 of 264
M30245 Group
Description
Table 1.3 Pin description
Port
Function
Power supply input CPU mode switch
Pin Name
Vcc Vss CNVss
I/O
3.0 to 3.6V 0V I I
Description
Connect to Vss: single-chip or memory expansion mode Connect to Vcc: Microprocessor mode only Selects external memory data bus width. Connect to Vss: 16-bit. Connect to Vcc: 8-bit. "L" resets the microcomputer. These pins support the main clock generating circuit. Connect a crystal between the XIN and XOUT pins. To use an external clock, input it to the XIN pin and leave the XOUT pin open. Connect to Vcc. Connect to Vss.
External data bus width select BYTE input Reset input Clock input Clock output Analog power supply input Reference voltage input Low pass filter USB power supply input Vbus detect USB D+ USB DP0 I/O port RESET XIN XOUT AVcc AVss VREF LPF UVcc VbusDTCT USB D+ USB DP00 to P0 7
I I O
I O I I/O I/O I/O
This is a reference voltage for A/D converter. Loop filter for the frequency synthesizer circuit. Power pin for USB Detects USB host power USB D+ voltage line interface USB D- voltage line interface This is an 8-bit CMOS I/O port. The input/output port direction register allows each pin to be set individually. When used for input, the port can be set to include internal pull-up resistors in 4-pin blocks. These pins input and output 8 low-order data bits when set as a separate bus.
Data pins for communicating with AND type flash memory devices
Data bus
AND Flash control
D0 to D 7
AND_DATA0 to 7
I/O
I/O
P1
I/O port Data bus
AND Flash control
P10 to P1 7 D8 to D 15
AND_SC AND_WE AND_OE
I/O I/O
O
This is an 8-bit I/O port equivalent to P0. These pins input and output 8 high-order data bits when set as a separate bus.
Control signal pins for communicating with AND type flash memory devices
P2
I/O port Address bus
P20 to P2 7 A0 to A 7 P30 to P3 7 A8 to A 15 P40 to P4 7 A16 to A 19 CS0 to CS3 P50 to P5 7 WRL/WR WRH/BHE RD
I/O O I/O O I/O O O I/O O O O
This is an 8-bit I/O port equivalent to P0. These pins output 8 low-order address bits. This is an 8-bit I/O port equivalent to P0. These pins output 8 middle-order address bits. This is an 8-bit I/O port equivalent to P0. These pins output 4 high-order address bits. P44 to P4 7 are chip select output pins that specify access areas. This is an 8-bit I/O port equivalent to P0. Ouput WRL, WRH (WR, BHE), and RD bus control signals. Using WRL and WRH or WR and BHE can be switched using software control. WRL, WRH, and RD selected. With a 16-bit external data bus, data is written to even addresses when the WRL signal is "L", and to the odd addresses when the WRH signal is "L". Data is read when RD is "L". WR, BHE, and RD selected. Data is written when WR is "L". Data is read when RD is "L". Odd addresses are accessed when BHE is "L". Use this mode when using an 8-bit external data bus. Output operation clock for the CPU. While the HOLD pin input is "L", the MCU is placed in the Hold state. The HLDA pin output is "L" while the MCU is in the hold state. The ALE pin can be used to latch the address. While the RDY pin input is "L", the MCU is in the ready state.
P3
I/O port Address bus
P4
I/O port Address bus Chip select
P5
I/O port Bus control
BCLK HOLD HLDA ALE RDY
O I O O I
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 8 of 264
M30245 Group
Description
Table 1.3 Pin description
Port
P6 I/O port
Function
Pin Name
P60 to P6 7 CTS/RTS/SS/WS CLK/SCK RxD/SCL/STxD/RX TxD/SDA/SRxD/XMT P70 to P7 7 TAIN TAOUT
I/O
I/O I/O
Description
This is an 8-bit I/O port equivalent to P0. P60 to P6 3 are I/O ports for UART0. P64 to P6 7 are I/O ports for UART1. These pins can be used for Serial Sound Interface, I 2C and SPI communication.
UART/SSI
P7
I/ O port Timer A
I/O I O
This is an 8-bit I/O port equivalent to P0. P7 0 and P7 1 are N-channel open drain output. P70 to P7 7 are I/O ports for Timer A0 to A3.
UART
CTS/RTS/SS/WS CLK/SCK RxD/SCL/STxD TxD/SDA/SRxD LED0 to LED 7 P80 to P8 4, P8 6 , P8 7 INT0 to INT2 P85/NMI XCIN, XCOUT P90, P9 2, P9 3 ADTRG ATTACH SOF P100 to P10 7 KI0 to KI 7 AN0 to AN 7
I/O
P70 to P7 3 are I/O ports for UART2. P74 to P7 7 are I/O ports for UART3. These pins can be used for I 2C and SPI communication.
LED drive P8 I/O port External interrupt input Input Sub-Clock P9 I/O port A/D USB-ATTACH USB SOF P10 I/O port Key-input interrupt Analog input
O I/O I I
These pins are capable of sinking 20mA for driving LEDs. This is a 7-bit I/O port equivalent to P0. P8 2 to P8 4 are external interrupt input ports. Input port for NMI interrupt.
I, O P86 and P8 7, connect an oscillator between these pins for sub-clock generation. I/O I O O I/O I I This is a 3-bit I/O port equivalent to P0. P93 is an A/D trigger input port. P90 can be used to attach or detach from the USB host without disconnecting the USB cable. P92 is an output for the USB start of frame signal pulse. This is an 8-bit I/O port equivalent to P0. P100 to P10 7 are key-input interrupt ports. P100 to P10 7 are analog input ports for A/D converter.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 9 of 264
M30245 Group
Description
Renesas plans to release the following products in the M30245 group: (1) Support for Flash memory version and mask ROM versions (2) ROM capacity: 128 or 64 Kbytes (3) Package: 100P6Q-A Plastic molded LQFP Figure 1.3 shows the type number, memory size and package for the M30245 group. Table 1.4 lists the package number , type, ROM and RAM capacity for the M30245 group.
Type No. M 30 24 5 F C - XXX GP
Package type: ROM No.: ROM capacity: GP: Package PLQP0100KB-A Omitted for flash memory version 4: 32Kbytes 8: 64Kbytes A: 96Kbytes C: 128Kbytes G: 256Kbytes M: Mask ROM version F:Flash memory version The value itself has no specific meaning
Memory type: Part type: M16C/24 Group M16C Family
Figure 1.3. Type number, memory size, and package
Table 1.4. Package number, type, ROM and RAM capacity for M30245 group
Type M30245FCGP M30245MC-XXXGP M30245M8-XXXGP
ROM Capacity 128K bytes 128K bytes 64K bytes
RAM Capacity 10K bytes 10K bytes 5K bytes
Package Type PLQP0100KB-A PLQP0100KB-A PLQP0100KB-A
Remarks Flash Memory Version Mask ROM Version Mask ROM Version
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 10 of 264
M30245 Group
Description
USB Overview
The M30245 group is a single-chip PC peripheral microcontroller that is compliant with the Universal Serial Bus (USB) Version 2.0 specification for full-speed USB operation (12Mbps). This device provides an interface between a USBequipped host computer and PC peripherals such as telephones, audio systems, and digital cameras. The M30245 architectural overview is shown in Figure 1.4. The USB function control unit of the M30245 group supports full-speed operation and all four data transfer types listed in the USB specification. Each transfer type is used for controlling a different set of PC peripherals. • Isochronous transfers provide guaranteed bus access, a constant data rate, and error tolerance for devices such as computer-telephone integration (CTI) and audio systems. • Interrupt transfers are designed to support human input devices (HID) that communicate small amounts of data infrequently. • B ulk transfers a re necessary for devices such as digital cameras and scanners that communicate large amounts of data to the PC as bus bandwidth becomes free. • Control transfers are supported and are useful for bursty, host-initiated type communication where bus management is the primary concern.
1 - 16MHz
frequency 48 MHz synthesizer
UART x 4
RAM
Timers x 5
M16C CPU Watchdog Timer DMAC x 4 A/D Converter CRC Circuit
Transceiver
LED Drivers (X 8)
ROM
USB Function Control Unit
D+
D-
FIFOs (Normal MCU or DMA Transfer) I/O Ports (P0 to P10)
Figure 1.4. M30245 architectural overview
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 11 of 264
M30245 Group
Functional Block Operation
Functional Block Operation
The M30245 group contains many functional blocks in a single chip. These blocks include ROM and RAM to store instructions and data and the central processing unit (CPU) to execute arithmetic/logic operations. Also included are peripheral blocks such as Timer A, serial I/O, DMAC, CRC calculation circuit, A/D converter, and I/O ports.
Memory
Figure 1.5 is a memory map of the M30245 group. The address space extends the 1M bytes from address 0000016 to FFFFF16. From FFFFF16 down is ROM. For example, in the M30245MC-XXXGP, there is 128K bytes
______
of internal ROM from E000016 to FFFFF16. The vector table for fixed interrupts such as the reset and NMI are mapped to FFFDC16 to FFFFF16. The starting address of the interrupt routine is stored here. The address of the vector table for timer interrupts, etc., can be set as desired using the internal register (INTB). See the section on interrupts for details. From 0040016 up is RAM. For example, in the M30245MC-XXXGP, 10K bytes of internal RAM is mapped to the space from 0040016 to 02BFF16. In addition to storing data, the RAM also stores the stack used when calling subroutines and when interrupts are generated. The SFR area is mapped to 0000016 to 003FF16. This area accommodates the control registers for peripheral devices such as I/O ports, A/D converter, serial I/O, and timers, etc. Any part of the SFR area that is not occupied is reserved and cannot be used for other purposes. The special page vector table is mapped to FFE0016 to FFFDB16. If the starting addresses of subroutines or the destination addresses of jumps are stored here, subroutine call instructions and jump instructions can be used as 2-byte instructions, reducing the number of program steps. In memory expansion mode and microprocessor mode, some memory areas are reserved and cannot be used. For example, in the M30245MC-XXXGP, the following areas cannot be used. • The space between 02C0016 and 03FFF16 (Memory expansion and microprocessor modes) • The space between D000016 and E000016 (Memory expansion mode)
0000016
SFR area For details, see Table 1.6 to 1.13
FFE0016
0040016
Internal RAM area
XXXXX16
Internal reserved area (Note 1)
Special page vector table
0400016
External area
FFFDC16
Undefined instruction
Overflow
BRK instruction Address match Single step Watchdog timer DBC NMI Reset
D000016
Address XXXXX16 Type No. M30245FCGP 02BFF16 M30245MC-XXXGP 02BFF16 M30245M8-XXXGP 017FF16 Address YYYYY16 E000016 E000016 F000016
Internal reserved area (Note 2)
YYYYY16
Internal ROM area
(Note 3)
FFFFF16
FFFFF16
Note 1: Cannot be used during memory expansion and microprocessor modes. Note 2: Cannot be used in memory expansion mode. Note 3: Write nothing to internal ROM area in masked ROM.
Figure 1.5. Memory map
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 12 of 264
M30245 Group
Central Processing Unit
Central Processing Unit
The CPU has a total of 13 registers shown in Figure 1.6. Seven of these registers (R0, R1, R2, R3, A0, A1, and FB) come in two sets; therefore, these have two register banks.
b15
b8 b7
b0
R0(Note)
H
L
b15
b8 b7
b0
b19
b0
R1(Note)
H
L Data registers
PC
Program counter
b15
b0
b19
b0
R2(Note)
INTB
H
L
Interrupt table register
b0
b15
b0
b15
R3(Note)
USP
User stack pointer
b15
b0
b15
b0
A0(Note) Address registers
ISP
Interrupt stack pointer
b15
b0
b15
b0
A1(Note)
SB
Static base register
b15
b0
b15
b0
FB(Note)
Frame base registers
FLG
Flag register
IPL
UI
OB S Z DC
Note: These registers consist of two register banks.
Figure 1.6. Central processing unit register
Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3) Data registers (R0, R1, R2, and R3) are configured with 16 bits, and are used primarily for transfer and arithmetic/logic operations. Registers R0 and R1 each can be used as separate 8-bit data registers, high-order bits as (R0H/R1H), and low-order bits as (R0L/R1L). In some instructions, registers R2 and R0, as well as R3 and R1 can use as 32-bit data registers (R2R0/R3R1). Address registers (A0 and A1) Address registers (A0 and A1) are configured with 16 bits, and have functions equivalent to those of data registers. These registers can also be used for address register indirect addressing and address register relative addressing. In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0). Frame base register (FB) Frame base register (FB) is configured with 16 bits, and is used for FB relative addressing.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 13 of 264
M30245 Group
Central Processing Unit
Program counter (PC) Program counter (PC) is configured with 20 bits, indicating the address of an instruction to be executed. Interrupt table register (INTB) Interrupt table register (INTB) is configured with 20 bits, indicating the start address of an interrupt vector table. Stack pointer (USP/ISP) The stack pointer comes in two types: user stack pointer (USP) and interrupt stack pointer (ISP), each configured with 16 bits. The desired type of stack pointer (USP or ISP) can be selected by the stack pointer select flag (U flag). This flag is located at bit 7 of the flag register (FLG). Static base register (SB) Static base register (SB) is configured with 16 bits, and is used for SB relative addressing. Flag register (FLG) Flag register (FLG) is configured with 11 bits, each bit is used as a flag. Figure 1.7 shows the flag register (FLG). The following explains the function of each flag: • Bit 0: Carry flag (C flag) This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit. • Bit 1: Debug flag (D flag) This flag enables a single-step interrupt. When this flag is "1", a single-step interrupt is generated after instruction execution. This flag is cleared to "0" when the interrupt is acknowledged. • Bit 2: Zero flag (Z flag) This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, cleared to "0". • Bit 3: Sign flag (S flag) This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, cleared to "0". • Bit 4: Register bank select flag (B flag) This flag chooses a register bank. Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1". • Bit 5: Overflow flag (O flag) This flag is set to "1" when an arithmetic operation resulted in overflow; otherwise, cleared to "0". • Bit 6: Interrupt enable flag (I flag) This flag enables all maskable interrupts. Interrupts are disabled when this flag is "0", and are enabled when this flag is "1". This flag is cleared to "0" when an interrupt is acknowledged.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 14 of 264
M30245 Group
Central Processing Unit
• Bit 7: Stack pointer select flag (U flag) Interrupt stack pointer (ISP) is selected when this flag is "0"; user stack pointer (USP) is selected when this flag is "1". This flag is cleared to "0" when a hardware interrupt is acknowledged or an INT instruction of software interrupt Nos. 0 to 31 is executed. • Bits 8 to 11: Reserved area • Bits 12 to 14: Processor interrupt priority level (IPL) Processor interrupt priority level (IPL) is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7. If a requested interrupt has priority greater than the processor interrupt priority level (IPL), the interrupt is enabled. • Bit 15: Reserved area The C, Z, S, and O flags are changed when instructions are executed. See the software manual for details.
b15 b0
IPL
U
I O B S Z D C Flag register (FLG)
Carry flag Debug flag Zero flag Sign flag Register bank select flag Overflow flag Interrupt enable flag Stack pointer select flag Reserved area Processor interrupt priority
Reserved area
Figure 1.7. Flag register
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 15 of 264
M30245 Group
Reset
Reset
There are two kinds of resets: software and hardware. In both cases, operation is the same after the reset.
Software Reset
Writing a "1" to bit 3 of the processor mode register 0 (address 000416) applies a (software) reset to the microcomputer. A software reset has almost the same effect as a hardware reset with the following exceptions: • The contents of internal RAM are preserved in a software reset. • The contents of all USB and PLL SFR values are preserved in a software reset. • For bit 0 and 1 of processor mode register 0 (address 000416), and bit 1 of pull-up control register 1 (address 03FD16), the value after software reset will be different from the value after hardware reset. When performing a software reset, select the main clock for the CPU clock source, and set the PM03 bit to "1" only when the main clock is stabilized.
Hardware reset
When the supply voltage is in the range where operation is guaranteed, a reset is executed by holding the reset pin to "L" level (0.2VCC max.) for at least 20 cycles. When the reset pin level is then returned to the "H" level while the main clock is stable, the device exits reset and the program execution resumes from the address in the reset vector table. Figure 1.8 shows an example reset circuit. Figure 1.9 shows the reset sequence.
3.3V VCC 0V RESET VCC 0V 3.3V RESET 0.2VCC or below 0V The above applies to VCC = 3.3V Supply a clock with 20 or more cycles to the XIN pin Recommended Operation Voltage
Figure 1.8. Reset circuit
I/O Status during Reset
When the RESET pin level is "L", all ports change to input mode (floating) Table 1.5 shows the status of the other pins while the RESET pin level is "L".
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 16 of 264
M30245 Group
Reset
XIN More than 20 cycles are needed Microprocessor mode BYTE = “H” RESET BCLK 24cycles
BCLK Content of reset vector Address FFFFC16 FFFFD16 FFFFE16
RD
WR
CS0 Microprocessor mode BYTE = “L” Address FFFFC16 FFFFE16
Content of reset vector
RD
WR
CS0 Single chip mode Address FFFFC16 FFFFE16 Content of reset vector
Figure 1.9. Reset sequence
____________
Table 1.5. Pin status when RESET pin level is "L"
Status Pin name CNVss=Vss BYTE=Vss P0 P1 P2, P 3, P40 to P4 3 P44 P45 to P4 7 P50 P51 P52 P53 P54 P55 P56 P57 P6, P7, P80 to P8 4, P86, P87, P9, P10 Input port (floating) Input port (floating) Input port (floating) Input port (floating) Input port (floating) Input port (floating) Input port (floating) Input port (floating) Input port (floating) Data input (floating) Data input (floating) Address output (undefined) CS0 output (“H” level is output) Input port (floating) (pull-up resistor is on) WR output (”H” level is output) BHE output (undefined) RD output (“H” level is output) BCLK output HLDA output (The output value depends on the input to the HOLD pin) HOLD input (floating) ALE output (“L” level is output) RDY input (floating) Input port (floating) BYTE=Vcc Data input (floating) Input port (floating) Address output (undefined) CS0 output (“H” level is output) Input port (floating) (pull-up resistor is on) WR output (”H” level is output) BHE output (undefined) RD output (“H” level is output) BCLK output HLDA output (The output value depends on the input to the HOLD pin) HOLD input (floating) ALE output (“L” level is output) RDY input (floating) Input port (floating) CNVss=Vcc
Input port (floating)
Input port (floating) Input port (floating) Input port (floating) Input port (floating)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 17 of 264
M30245 Group
Special Function Registers
Special Function Registers
Tables 1.6 to 1.13 show the peripheral control registers, their addresses, names, acronyms, and values after reset.
Table 1.6. SFR Map (1)
Address 000016 000116 000216 000316
Register name
Acronym
Value after reset ? : Undefined : Nothing is mapped
to this bit
000416 Processor mode register 0 (Note 3) 000516 Processor mode register 1 000616 System clock control register 0 000716 System clock control register 1 000816 Chip select control register 000916 Address match interrupt enable register 000A16 Protect register 000B16 000C16 USB control register 000D16 000E16 Watchdog timer start register 000F16 Watchdog timer control register 001016 001116 Address match interrupt register 0 001216 001316 001416 001516 Address match interrupt register 1 001616 001716 001816 001916 001A16 001B16 Chip select expansion register 001C16 001D16 001E16 Reserved 001F16 USB Attach/Detach register 002016 002116 DMA0 source pointer 002216 002316 002416 002516 DMA0 destination pointer 002616 002716 002816 002916 002A16 002B16 002C16 DMA0 control register 002D16 002E16 002F16 003016 003116 DMA1 source pointer 003216 003316 003416 003516 DMA1 destination pointer 003616 003716 003816 003916 003A16 003B16 003C16
PM0 PM1 CM0 CM1 CSR AIER PRCR USBC WDTS WDC RMAD0
0016 00 4816 2016 00000001 00 000 0016 0
000????? 0016 0016 0000 0016 0016 0000
RMAD1
CSE
0016
USBAD SAR0
0016
DAR0
DMA0 transfer counter
TCR0
DM0CON
00000?00
SAR1
DAR1
DMA1 transfer counter
TCR1
DMA1 control register
DM1CON
00000?00
Note 1: The contents of other registers and RAM is undefined when the microcomputer is reset. The initial value must therefore be set. Note 2: Locations in the SFR area where nothing is assigned are reserved areas. Do not access these areas for read or write. Note 3: For hardware reset, when Vcc is applied to the CNVss pin, it is 0316 at reset. For software reset, the contents of bit 0 and 1 are preserved as before the reset.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 18 of 264
M30245 Group
Special Function Registers
Table 1.7. SFR Map (2)
Address 004016
Register name
Acronym KUPIC
Value after reset ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ? : Undefined : Nothing is mapped
to this bit
004116 Key input interrupt control register
004216 UART2 receive/ACK interrupt control register S2RIC 004316 UART1/3 Bus collision interrupt control register S13BCNIC 004416 INT1 interrupt control register INT1IC 004516 Timer A1 interrupt control register 004616 USB Endpoint 0 interrupt control register 004716 Timer A2 interrupt control register 004816 UART1 receive/ACK/SSI1 interrupt control register 004916 UART0/2 Bus collision interrupt control register 004A16 UART0 receive/ACK/SSI0 interrupt control register 004B16 AD conversion interrupt control register 004C16 DMA0 interrupt conrol register 004D16 UART3 transmit/NACK interrupt control register 004E16 DMA1 interrupt control register 004F16 UART2 transmit/NACK interrupt control register 005016 DMA2 interrupt control register 005116 UART1 transmit/NACK/SSI1 interrupt control register 005216 DMA3 interrupt control register 005316 UART0 transmit/NACK/SSI0 interrupt control register 005416 Timer A0 interrupt control register 005516 UART3 receive/ACK interrupt control register 005616 USB suspend interrupt control register 005716 Timer A3 interrupt control register 005816 USB resume interrupt control register 005916 Timer A4 interrupt control register 005A16 USB reset interrupt control register 005B16 USB SOF interrupt control register 005C16 USB Vbus detect interrupt control register 005D16 USB function interrupt control register 005E16 INT2 interrupt control register 005F16 INT0 interrupt control register 018016 018116 DMA2 source pointer 018216 018316 018416 018516 DMA2 destination pointer 018616 018716 018816 018916 018A16 018B16 018C16 DMA2 control register 018D16 018E16 018F16 019016 019116 DMA3 source pointer 019216 019316 019416 019516 DMA3 destination pointer 019616 019716 019816 DMA3 transfer counter 019916 019A16 019B16 019C16 DMA3 control register 019D16 019E16 019F16
00
Polarity
TA1IC EP0IC TA2IC S1RIC S02BCNIC S0RIC ADIC DM0IC S3TIC DM1IC S2TIC DM2IC S1TIC DM3IC S0TIC TA0IC S3RIC SUSPIC TA3IC RSMIC TA4IC RSTIC SOFIC VBDIC USBFIC INT2IC INT0IC
00 00
Polarity Polarity
00 00
Polarity Polarity
SAR2
DAR2
DMA2 transfer counter
TCR2
DM2CON
00000?00
SAR3
DAR3
TCR3
DM3CON
00000?00
Note 1: The contents of other registers and RAM is undefined when the microcomputer is reset. The initial value must therefore be set. Note 2: Locations in the SFR area where nothing is assigned are reserved areas. Do not access these areas for read or write.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 19 of 264
M30245 Group
Special Function Registers
Table 1.8. SFR Map (3)
Address 028016 028116 028216 028316 028416 028516 028616 028716
Register name
USB address register USB power management register USB interrupt status register USB interrupt clear register
Acronym USBA USBPM USBIS USBIC USBIE USBFN USBISOC USBEPEN USBDMA0 USBDMA1 USBDMA2 USBDMA3 EP0CS EP0MP EP0WC EP1ICS EP1IMP EP1IFC EP2ICS EP2IMP EP2IFC EP3ICS EP3IMP EP3IFC EP4ICS EP4IMP EP4IFC EP1OCS EP1OMP EP1WC EP1OFC EP2OCS
Value after reset 000016 000016 000016 000016 01FF16 000016 000016 000016 000016 000016 000016 000016 200016 000816 000016 000316 000016 000016 000316 000016 000016 000316 000016 000016 000316 000016 000016 000016 000016 000016 000016 000016
028816 USB interrupt enable register 028916 028A16 028B16 028C16 028D16 028E16 028F16 029016 029116 029216 029316 029416 029516 029616 029716 029816 029916 029A16 029B16 029C16 029D16 029E16 029F16
USB frame number register USB ISO control register USB endpoint enable register USB DMA0 request register USB DMA1 request register USB DMA2 request register USB DMA3 request register USB EP0 control/status register USB EP0 max packet size register USB EP0 write count register USB EP1 IN control/status register
02A016 USB EP1 IN max packet size register 02A116 02A216 02A316 02A416 02A516 02A616 02A716 02A816 02A916 02AA16 02AB16 02AC16 02AD16 02AE16 02AF16 02B016 02B116 02B216 02B316 02B416 02B516 02B616 02B716 02B816 02B916 02BA16 02BB16 02BC16 02BD16 02BE16 02BF16
USB EP1 IN FIFO configuration register USB EP2 IN control/status register USB EP2 IN max packet size register USB EP2 IN FIFO configuration register USB EP3 IN control/status register USB EP3 IN max packet size register USB EP3 IN FIFO configuration register USB EP4 IN control/status register USB EP4 IN max packet size register USB EP4 IN FIFO configuration register USB EP1 OUT control/status register USB EP1 OUT max packet size register USB EP1 OUT write count register USB EP1 OUT FIFO configuration register USB EP2 OUT control /status register
Note 1: The contents of other registers and RAM is undefined when the microcomputer is reset. The initial value must therefore be set. Note 2: Locations in the SFR area where nothing is assigned are reserved areas. Do not access these areas for read or write.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 20 of 264
M30245 Group
Special Function Registers
Table 1.9. SFR Map (4)
Address 02C016 02C116
Register name
USB EP2 OUT max packet size register
Acronym EP2OMP EP2WC EP2OFC EP3OCS EP3OMP EP3WC EP3OFC EP4OCS EP4OMP EP4WC EP4OFC
Value after reset 000016 000016 000016 000016 000016 000016 000016 000016 000016 000016 000016
02C216 USB EP2 OUT write count register 02C316 02C416 02C516 02C616 02C716
USB EP2 OUT FIFO configuration register USB EP3 OUT control/status register
02C816 USB EP3 OUT max packet size register 02C916 02CA16 02CB16 02CC16 02CD16
USB EP3 OUT write count register USB EP3 OUT FIFO configuration register
02CE16 USB EP4 OUT control/status register 02CF16 02D016 02D116 02D216 02D316
USB EP4 OUT max packet size register USB EP4 OUT write count register
02D416 USB EP4 OUT FIFO configuration register 02D516 02D616 02D716 02D816 USB reserved 02D916 USB reserved 02DA16 USB reserved 02DB16 USB reserved 02DC16 USB reserved 02DD16 USB reserved 02DE16 USB reserved 02DF16 USB reserved 02E016 02E116 02E216 02E316 02E416 02E516 02E616 02E716 02E816 02E916 02EA16 02EB16 02EC16 02ED16 02EE16 02EF16 02F016 02F116 02F216 02F316 02F416 02F516 02F616 02F716 Flash memory control register 0 (Note 3) 02F816 02F916 02FA16 02FB16 02FC16 02FD16 02FE16 Reserved 02FF16 Reserved
USB EP0 IN FIFO USB EP0 OUT FIFO USB EP1 IN FIFO USB EP1 OUT FIFO USB EP2 IN FIFO USB EP2 OUT FIFO USB EP3 IN FIFO USB EP3 OUT FIFO USB EP4 IN FIFO USB EP4 OUT FIFO
EP0I EP0O EP1I EP1O EP2I EP2O EP3I EP3O EP4I EP4O
FMR0
0116
Note 1: The contents of other registers and RAM is undefined when the microcomputer is reset. The initial value must therefore be set. Note 2: Locations in the SFR area where nothing is assigned are reserved areas. Do not access these areas for read or write. Note 3: This register exists only in the flash memory version.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 21 of 264
M30245 Group
Special Function Registers
Table 1.10. SFR Map (5)
Address 030016 030116 030216 030316 030416 030516 030616 030716 030816 030916 030A16 030B16 030C16 030D16 030E16 030F16
Register name
Acronym
Value after reset
031016 Serial Sound Interface 0 mode register 0 031116 Serial Sound Interface 0 mode register 1 031216 Reserved 031316 Reserved 031416 031516 031616 031716 031816
SSI0MR0 SSI0MR1
0016 0016
Serial Sound Interface 0 transmit buffer register Serial Sound Interface 0 receive buffer register Serial Sound Interface 0 rate feedback register
SSI0TXB SSI0RXB SSI0RF
000016 000016 000016
031916 031A16 Reserved 031B16 Reserved 031C16 031D16 031E16 031F16 032016 032116 032216 032316
032416 UART3 special mode register 4 032516 UART3 special mode register 3 032616 UART3 special mode register 2 032716 UART3 special mode register 032816 UART3 transmit / receive mode register 032916 UART3 bit rate generator 032A16 032B16
U3SMR4 U3SMR3 U3SMR2 U3SMR U3MR U3BRG U3TB U3C0 U3C1 U3RB
0016 0016 0016 0016 0016
UART3 transmit buffer register
032C16 UART3 transmit / receive control register 0 032D16 UART3 transmit / receive control register 1 032E16 032F16 033016 033116 033216 033316 033416 UART2 special mode register 4 033516 UART2 special mode register 3 033616 UART2 special mode register 2 033716 UART2 special mode register 033816 UART2 transmit / receive mode register 033916 UART2 bit rate generator 033A16 UART2 transmit buffer register 033B16 033C16 UART2 transmit / receive control register 0 033D16 UART2 transmit / receive control register 1 033E16 033F16
0816 0216
UART3 receive buffer register
U2SMR4 U2SMR3 U2SMR2 U2SMR U2MR U2BRG U2TB U2C0 U2C1 U2RB
0016 0016 0016 0016 0016
0816 0216
UART2 receive buffer register
Note 1: The contents of other registers and RAM is undefined when the microcomputer is reset. The initial value must therefore be set. Note 2: Locations in the SFR area where nothing is assigned are reserved areas. Do not access these areas for read or write.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 22 of 264
M30245 Group
Special Function Registers
Table 1.11. SFR Map (6)
Address 034016 034116 034216 034316 034416 034516 034616 034716 034816 034916 034A16 034B16 034C16 034D16 034E16 034F16 035016 035116 035216 035316 035416 035516 035616 035716 035816 035916 035A16 035B16 035C16 035D16 035E16
Register name
Acronym
Value after reset
035F16 Interrupt cause select register 036016 036116 036216 036316 036416 UART1 special mode register 4 036516 UART1 special mode register 3 036616 UART1 special mode register 2 036716 UART1 special mode register 036816 UART1 transmit / receive mode register 036916 UART1 bit rate generator 036A16 036B16
IFSR
0016
U1SMR4 U1SMR3 U1SMR2 U1SMR U1MR U1BRG U1TB U1C0 U1C1 U1RB SSI1MR0 SSI1MR1
0016 0016 0016 0016 0016
UART1 transmit buffer register
036C16 UART1 transmit / receive control register 0 036D16 UART1 transmit / receive control register 1 036E16 036F16
0816 0216
UART1 receive buffer register
037016 Serial Sound Interface 1 mode register 0 037116 Serial Sound Interface 1 mode register 1 037216 Reserved 037316 Reserved 037416 037516 037616 037716 037816 037916
0016 0016
Serial Sound Interface 1 transmit buffer register Serial Sound Interface 1 receive buffer register Serial Sound Interface 1 rate feedback register
SSI1TXB SSI1RXB SSI1RF‘
000016 000016 000016
037A16 Reserved 037B16 Reserved 037C16 037D16 037E16 037F16 Note 1: The contents of other registers and RAM is undefined when the microcomputer is reset. The initial value must therefore be set. Note 2: Locations in the SFR area where nothing is assigned are reserved areas. Do not access these areas for read or write.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 23 of 264
M30245 Group
Special Function Registers
Table 1.12. SFR Map (7)
Address Register name 038016 Count start flag 038116 Clock prescaler reset flag 038216 One-shot start flag 038316 Trigger select register 038416 Up-down flag 038516 038616 038716 038816 038916 038A16 038B16 038C16 038D16 038E16 038F16 039016 039116 039216 039316 039416 039516 039616 Timer A0 mode register 039716 Timer A1 mode register 039816 Timer A2 mode register 039916 Timer A3 mode register 039A16 Timer A4 mode register 039B16 039C16 039D16 039E16 039F16 03A016 03A116 03A216 03A316 03A416 UART0 special mode register 4 03A516 UART0 special mode register 3 03A616 UART0 special mode register 2 03A716 UART0 special mode register 03A816 UART0 transmit / receive mode register 03A916 UART0 bit rate generator 03AA16 03AB16
Acronym TABSR CPSRF ONSF TRGSR UDF
Value after reset 00000 0 00 ? : Undefined 00000 0016 0016 : Nothing is mapped
to this bit
Timer A0 Timer A1 Timer A2 Timer A3 Timer A4
TA0 TA1 TA2 TA3 TA4
TA0MR TA1MR TA2MR TA3MR TA4MR
0016 0016 0016 0016 0016
U0SMR4 U0SMR3 U0SMR2 U0SMR U0MR U0BRG U0TB U0C0 U0C1 U0RB DM2SL DM3SL
0016 0016 0016 0016 0016
UART0 transmit buffer register
03AC16 UART0 transmit / receive control register 0 03AD16 UART0 transmit / receive control register 1 03AE16 03AF16
0816 0216
UART0 receive buffer register
03B016 DMA2 cause select register 03B116 03B216 DMA3 cause select register 03B316 03B416 03B516 03B616 CRC mode register 03B716
0016 0016 ???????? ?? 00 0 0 0016 0016
CRC snoop address register
CRCSAR CRCMR DM0SL DM1SL
03B816 DMA0 cause select register 03B916 03BA16 DMA1 cause select register 03BB16 03BC16 03BD16
CRC data register
CRCD CRCIN
03BE16 CRC input register 03BF16
Note 1: The contents of other registers and RAM is undefined when the microcomputer is reset. The initial value must therefore be set. Note 2: Locations in the SFR area where nothing is assigned are reserved areas. Do not access these areas for read or write.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 24 of 264
M30245 Group
Special Function Registers
Table 1.13. SFR Map (8)
Address 03C016 03C116 03C216 03C316 03C416 03C516 03C616 03C716 03C816 03C916 03CA16 03CB16 03CC16 03CD16 03CE16 03CF16 03D016 03D116 03D216 03D316 03D416 AD control register 2 03D516 03D616 AD conrol register 0 03D716 AD conrol register 1 03D816 03D916 03DA16 03DB16 Frequency synthesizer clock control 03DC16 Frequency synthesizer control 03DD16 Frequency synthesizer multiplier control 03DE16 Frequency synthesizer prescaler control 03DF16 Frequency synthesizer divider 03E016 Port P0 03E116 Port P1 03E216 Port P0 direction register 03E316 Port P1 direction register 03E416 Port P2 03E516 Port P3 03E616 Port P2 direction register 03E716 Port P3 direction register 03E816 Port P4 03E916 Port P5 03EA16 Port P4 direction register 03EB16 Port P5 direction register 03EC16 Port P6 03ED16 Port P7 03EE16 Port P6 direction register 03EF16 Port P7 direction register 03F016 Port P8 03F116 Port P9 03F216 Port P8 direction register 03F316 Port P9 direction register 03F416 Port P10 03F516 03F616 Port P10 direction register 03F716 03F816 03F916 Key-input mode register 03FA16 P7 drive capacity 03FB16 03FC16 Pull-up control register 0 03FD16 Pull-up control register 1 (Note 3) 03FE16 Pull-up control register 2 03FF16 Port control register
Register name
AD register 0 AD register 1 AD register 2 AD register 3 AD register 4 AD register 5 AD register 6 AD register 7
Acronym AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7
Value after reset ? : Undefined : Nothing is mapped
to this bit
ADCON2 ADCON0 ADCON1
0 00000??? 0016
FSCCR FSC FSM FSP FSD P0 P1 PD0 PD1 P2 P3 PD2 PD3 P4 P5 PD4 PD5 P6 P7 PD6 PD7 P8 P9 PD8 PD9 P10 PD10
0016 6016 FF16 FF16 FF16
0016 0016
0016 0016
0016 0016
0016 0016 00 0 00000 00 0
00
0016
KUPM P7DR PUR0 PUR1 PUR2 PCR
0016 0016 0016 0016 00 000 0
Note 1: The contents of other registers and RAM is undefined when the microcomputer is reset. The initial value must therefore be set. Note 2: Locations in the SFR area where nothing is assigned are reserved areas. Do not access these areas for read or write. Note 3: For hardware reset, when Vcc is applied to the CNVss pin, it is 0216 at reset. For a software reset, if bit 1 and bit 0 of the processor mode register 0 (address 000416) are [102] or [112], then it becomes 0216 at a reset.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 25 of 264
M30245 Group
Processor Mode
Processor Modes
One of three processor modes can be selected: single-chip mode, memory expansion mode, and microprocessor mode. The functions of some pins, the memory map, and the access space differ according to the selected processor mode. Figure 1.10 shows the processor mode register 0 and 1.
• Single-chip mode
In single-chip mode, only internal memory space (SFR, internal RAM, and internal ROM) can be accessed. However, if microprocessor mode is set ("H" applied to the CNVss pin) when coming out of reset, the internal ROM cannot be accessed even if the CPU shifts to single-chip mode. Ports P0 to P10 can be used as programmable I/O ports or I/O ports for the internal peripheral functions.
• Memory expansion mode
In memory expansion mode, external memory can be accessed in addition to the internal memory space (SFR, internal RAM, and internal ROM). However, if microprocessor mode is set ("H" applied to CNVss pin) when coming out of a reset, the internal ROM cannot be accessed even if the CPU shifts to memory expansion mode. In memory expansion mode, some of the pins function as the address bus, the data bus, and as control signals. The number of pins assigned to these functions depends on the bus and register settings. (See "Bus Settings"for details.)
• Microprocessor mode
In microprocessor mode, the SFR, internal RAM, and external memory space can be accessed. However, the internal ROM area cannot be accessed. In this mode, some of the pins function as the address bus, the data bus, and as control signals. The number of pins assigned to these functions depends on the bus and register settings. (See "Bus Settings" for details).
Setting Processor Modes
The processor mode is set using the CNVss pin and the processor mode bits (bits 1 and 0 at address 000416). Do not set the processor mode bits t o "102". Regardless of the level of the CNVss pin, changing the processor mode bits selects the mode. However, the processor mode bits cannot be changed to "012" (memory expansion mode) or "112" (microprocessor mode) at the same time the PM07-PM02 bits are rewritten. Also do not attempt to change to or from microprocessor mode within the program stored in the internal ROM area. • Applying Vss to CNVss pin The microcomputer begins operation in single-chip mode after being reset. Memory expansion mode is selected by writing "012" to the processor mode bits in the Processor Mode register 0 (000416). • Applying Vcc to CNVss pin The microcomputer starts to operate in microprocessor mode after being reset. Figure 1.11 shows the applicable memory maps for each mode. Figure 1.12 shows the memory maps and chip-select areas in normal mode.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 26 of 264
M30245 Group
Processor Mode
Processor mode register 0 (Note 1)
b7 b6 b5 b4 b3 b2 b1 b0
00
Symbol PM0
Address 000416
When reset 0016 (Note 2)
Bit symbol
PM00 PM01 PM02 PM03
Bit name
Processor mode bit
b1 b0
Function
0 0: Single-chip mode 0 1: Memory expansion mode 1 0: Inhibited 1 1: Microprocessor mode 0: RD,BHE,WR 1: RD,WRH,WRL The device is reset when this bit is set to "1". The value of this bit is "0" when read.
RW
R/W mode select bit Software reset bit
PM04 PM05
PM06
Reserved
Must always be set to "0"
Port P40 to P43 function select bit (Note 3) BCLK output disable bit
0 : Address output 1 : Port function (Address is not output) 0 : BCLK is output 1 : BCLK is not output (Pin is left floating)
PM07
Note 1: Set bit 1 of the protect register (address 000A16) to "1" before writing new values to this register. Note 2: For hardware reset: If VCC voltage is applied to the CNVSS pin, the value of this register when reset is 0316. (PM00 and PM01 are both set to "1".) For software reset: the value of PM00 and PM01 are preserved as before the reset. Note 3: Valid in microprocessor and memory expansion modes.
Processor mode register 1 (Note 1)
b7 b6 b5 b4 b3 b2 b1 b0
0
000
0
Symbol PM1
Address 000516
When reset 00000XX02
Bit symbol
Reserved bit
Bit name
Function
Must always be set to "0"
RW
OO
Nothing is assigned. Write "0" when writing to these bits. The value is indeterminate if read.
Reserved bit
PM16 WR length control bit
Must always be set to "0"
0 : Normal 1 : Extended
OO
OO
Reserved bit
Must always be set to "0"
OO
Note 1: Set bit 1 of the protect register (address 000A16) to "1" before writing new values to this register.
Figure 1.10. Processor mode register 0 and 1
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 27 of 264
M30245 Group
Processor Mode
Single-chip mode
0000016
Memory expansion mode
SFR area Internal RAM area
Internally reserved area
Microprocessor mode
SFR area Internal RAM area
Internally reserved area Type No. Address XXXXX16 02BFF16 M30245FCGP 02BFF16 M30245MC-XXXGP 017FF 16 M30245M8-XXXGP Address YYYYY16 E000016 E000016 F0000 16
SFR area
0040016
Internal RAM area
XXXXX16
0400016
External area : Accessing this area allows the user to access a device connected externally to the microcomputer.
Inhibited
External area
Internally reserved area
External area
D000016 YYYYY16
Internal ROM area
FFFFF16
Internal ROM area
Figure 1.11. Memory map of each processor mode
Memory expansion mode
0000016 0040016 Internal RAM area XXXXX16 Internal area reserved 0400016 0800016 SFR area
Microprocessor mode
SFR area Internal RAM area Internal area reserved
Type No. Address XXXXX16 02BFF16 M30245FCGP 02BFF16 M30245MC-XXXGP 017FF 16 M30245M8-XXXGP
Address YYYYY16 E000016 E000016 F0000 16
CS3 (16Kbytes) CS2 (128Kbytes)
2800016
CS1 (32Kbytes)
3000016 External area External area
CS0
Memory expansion mode: 640K bytes Microprocessor mode: 832K bytes
D000016 YYYYY16
Internal area reserved Internal ROM area
FFFFF16
Note 1: The memory maps in single-chip mode are omitted.
Figure 1.12. Memory maps and chip-select areas
Bus Settings
The BYTE pin and bit 6 of the processor mode register 0 (address 000416) are used to change the bus settings. Table 1.14 shows the factors used to change the bus settings.
Table 1.14. Switching bus settings
Bus setting Switching external address bus width Switching external data bus width
Swit ching f actor
b6 of processor mode register 0 BYTE pin
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 28 of 264
M30245 Group
Processor Mode
Selecting external address bus width The address bus width for external output in the 1M bytes of address space can be set to 16 bits (64K bytes address space) or 20 bits (1M bytes address space). When bit 6 of the processor mode register 0 is set to "1", the external address bus width is set to 16 bits, and P2 and P3 become part of the address bus. P40 to P43 can be used as programmable I/O ports. When bit 6 of processor mode register 0 is set to "0", the external address bus width is set to 20 bits, and P2, P3, and P40 to P43 become part of the address bus. Selecting external data bus width The external data bus width can be set to 8 or 16 bits. When the BYTE pin is "L", the bus width is set to 16 bits; when "H", it is set to 8 bits. (The internal bus width is permanently set to 16 bits.) While operating, fix the BYTE pin either to "H" or to "L". When the BYTE pin is "H", the data bus is set to 8 bits and P0 functions as the data bus and P1 as a programmable I/O port. When the BYTE pin is "L", the data bus is set to 16 bits and P0 and P1 are both used for the data bus. A software wait can also be added.
Table 1.15. Pin functions for each processor mode
Processor mode Data bus width BYTE pin level P00 to P07 P10 to P17 P20 P21 to P27 P30 P31 to P37 P40 to P43 (function select bit =1) P40 to P43 (function select bit =0) P44 to P47 P50 to P53 P54 P55 P56 P57
Single-chip mode
____________ I/O port I/O port I/O port I/O port I/O port I/O port I/O port
Memory expansion mode/microprocessor mode
8 bits BYTE = "H" Data bus I/O port Address bus Address bus Address bus Address bus I/O port 16 bits BYTE = "L" Data bus Data bus Address bus Address bus Address bus Address bus I/O port
I/O port I/O port I/O port I/O port I/O port I/O port I/O port
Address bus
Address bus
CS (chip select) or programmable I/O port (Refer to "Bus control" for details) Outputs RD, WRL, WRH, and BCLK or RD, BHE, WR and BCLK (Refer to "Bus control" for details) HLDA HOLD ALE RDY HLDA HOLD ALE RDY
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 29 of 264
M30245 Group
Processor Mode
Bus Control
The following explains the signals required for accessing external devices and software waits. The signals required for accessing the external devices are valid when the processor mode is set to memory expansion mode and microprocessor mode. The software waits are valid in all processor modes. Address bus/data bus The address bus consists of the 20 pins A0 to A19 for accessing the 1M bytes of address space. The data bus consists of the pins for data I/O. When the BYTE pin is "H", the 8 ports (D0 to D7) function as the data bus. When BYTE is "L", the 16 ports (D0 to D15) function as the data bus. When a change is made from single-chip mode to memory expansion mode, the value of the address bus is undefined until external memory is accessed. Chip select signal The chip select signal is output using the same pins as P44 to P47. Bits 0 to 3 of the chip select control register (address 000816) set each pin to function as an I/O port or to output the chip select signal. The chip select control register is valid in memory expansion mode and microprocessor mode. In single-chip mode, P44 to P4 7 function as programmable I/O ports regardless of the value in the chip select control register. In microprocessor mode, only CS0 outputs the chip select signal after reset. CS1 to CS3 function as input ports. Figure 1.13 shows the chip select control register. The chip select signal can be used to split the external area into as many as four blocks. Table 1.16 shows the external memory areas specified using the chip select signal.
Chip select control register
b7 b6 b5 b4 b3 b2 b1 b0
Symbol CSR Bit Symbol CS0 CS1 CS2 CS3 CS0W CS1W CS2W CS3W Bit Name CS0 output enable bit CS1 output enable bit CS2 output enable bit CS3 output enable bit CS0wait bit CS1wait bit CS2wait bit CS3wait bit
Address 000816 Function
When reset 0116 R O O W O O O O O O O O
0 : Chip select output disabled (Normal port pin) 1 : Chip select output enabled
O O O
0 : Wait state inserted 1 : No wait state
O O O
Chip select expansion register
b7 b6 b5 b4 b3 b2 b1 b0
Symbol CSE Bit Symbol CSE0W CSE1W CSE2W CSE3W Bit Name CS0wait expansion bit CS1wait expansion bit CS2wait expansion bit CS3wait expansion bit
Address 001B16 Function 0 0 1 1 0 : 1 Wait state 1 : 2 Wait states 0 : 3 Wait states 1 : Inhibited
When reset 0016 R O O O O W O O O O
Note :Set CSEiW bits (i = 0 to 3) after setting the corresponding CSiW bit (i = 0 to 3) of the CSR register to "0". When CSiW bits are set to "1", CSEiW bits must be returned to "002".
Figure 1.13. Chip-select control register
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 30 of 264
M30245 Group
Processor Mode
Table 1.16. External areas specified by the chip select signals
Process or mode
Memory expansion mode Microprocessor mode
Chip -select si gnal CS0
3000016 to CFFFF16 (640 Kbytes) 3000016 to FFFFF16 (832 Kbytes)
CS1
CS2
CS3
2800016 to 2FFFF16 (32 Kbytes)
0800016 to 27FFF16 (128 Kbytes)
0400016 to 07FFF16 (16 Kbytes)
Read/write signals With a 16-bit data bus (BYTE pin ="L"), bit 2 of the processor mode register 0 (address 000416) selects the
_____ _______ ______ _____ ________ ________
combinations of RD, BHE, and WR signals or RD, WRL, and WRH signals. With an 8-bit data bus (BYTE pin = _____ ______ _______ "H"), use the combination of RD, WR, and BHE signals. (Set bit 2 of the processor mode register 0 (address 000416) to "0".) Tables 1.17 and 1.18 show the operation of these signals.
_____ ______ _______
After a reset, the combination of RD, WRR, and BHE signals is automatically selected.
_____ ________ ________
When switching to the RD, WRL, and WRH combination, do not write to external memory until bit 2 of the processor mode register 0 (address 000416) has been set . Before attempting to change the contents of the processor mode register 0, set bit 1 of the protect register (address 000A16) to "1".
_____ ________ _________
Table 1.17. Operation of RD, WRL, and WRH signals
Data bus wid th
RD
L H
WRL
H L H L
WRH
H H L L Read data
External data bus status
Write 1 byte of data to even address Write 1 byte of data to odd address Write data to both even and odd addresses
16-bit (BYTE = "L")
H H
_____ ______
_______
Table 1.18. Operation of RD, WR, and BHE signals
Data bus wid th
RD
H L
WRL
L H L H L H L H
BHE
L L H H L L Not used Not used
A0
H H L L L L H/L H/L
External data bus status
Write 1 byte of data to odd address Read 1 byte of data from odd address Write 1 byte of data to even address Read 1 byte of data from even address Write data from both even and odd addresses Read data from both even and odd addresses Write 1 byte of data Read 1 byte of data
16-bit (BYTE = “L”)
H L H L
8-bit (BYTE = “H”)
H L
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 31 of 264
M30245 Group
Processor Mode
The ALE signal The ALE signal can be used by an external device to latch the address from the address bus. This signal indicates when the address on the bus is valid. Latch the address when the ALE signal falls.
_______
The RDY signal RDY is a signal that facilitates access to an external device that requires long access time. As shown in Figure
_______
1.14, if an "L" is input to the RDY at the BCLK falling edge, the bus turns to the wait state. If an "H" is being input _______ to the RDY pin at the BCLK falling edge, the bus cancels the wait state. Table 1.19 shows the state of the _____ _______ microcomputer with the bus in the wait state. Figure 1.15 is an example of the RD signal prolonged by the RDY signal.
_______
The RDY signal is valid when accessing the external area during the bus cycle in which bits 4 to 7 of the chip
_______
select control register (address 000816) are set to "0". The RDY signal is invalid when setting "1" to all bits 4 to _______ 7 of the chip select control register (address 000816), but the RDY pin should still be connected properly as it is when not used.
Table 1.19. Microcomputer status in ready state (Note)
Item Oscillation R/W signal, address bus, data bus, CS ALE signal, HLDA, programmable I/O ports Internal peripheral circuits
On
Status
Maintain status when RDY signal received On
Note: The RDY signal cannot be received immediately before a software wait.
BCLK
RD CSi
(i=0 to 3)
RDY
tsu(RDY - BCLK)
Accept timing of RDY signal
: Wait using RDY signal : Wait using software
_____ _______
Figure 1.14. Example of RD signal extended by RDY signal
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 32 of 264
M30245 Group
Processor Mode
HOLD signal
___________
The hold signal is used to transfer the bus privileges from the CPU to the external circuits. Inputting "L" to the HOLD pin places the microcomputer in the hold state at the end of the current bus access. This status is __________ ___________ maintained and "L" is output from the HLDA pin as long as "L" is input to the HOLD pin. Table 1.20 shows the microcomputer status in the hold state.
___________
Bus priorities listed in descending order are: HOLD, DMAC, and CPU.
Table 1.20. Microcomputer status in HOLD state
Item Oscillation R/W signal, address bus, data bus, CS, BHE P0, P1, P2, P3, P4, P5 Programmable I/O ports P6, P7, P8, P9, P10 HLDA Internal peripheral circuits ALE signal
On Floating Floating
Status
Maintains status when hold signal is received Output "L" On (Watchdog timer is stopped) Undefined
External bus status when the internal area is accessed Table 1.21 shows the external bus status when the internal area is accessed.
Table 1.21. External bus status when the internal area is accessed
Item Address bus When read Data When write RD, WR, WRL, WRH BHE CS ALE
SFR acc ess ed Address output Floating Output data RD, WR, WRL, WRH output BHE output Output "H" Output "L"
Internal ROM/RAM acce sse d
Maintain status before accessing address of external area Floating Undefined Output "H" Maintain status before accessing status of external area Output "H" Output "L"
BCLK output The user can choose to output BCLK on P53 by use of bit 7 of processor mode register 0 (000416) (Note). When set to "1", the output is left floating. Note: Before attempting to change the contents of the processor mode register 0, set bit 1 of the protect register (address 000A16) to "1".
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 33 of 264
M30245 Group
Processor Mode
Software wait
A software wait of one to three BCLK cycles can be inserted by setting bits 4 to 7 of the chip select control register (address 000816) and the bits in the chip select expansion register (address 001B16). Software waits can be set independently for each of the 4 chip select memory areas. Bits 4 to 7 of the chip select _______ _______ control register correspond to chip selects CS0 to CS3. When one of these bits is set to "1", the read bus cycle is executed in one BCLK cycle and the write bus cycle is executed in two BCLK cycles. When set to "0", the read and write bus cycles are executed in two, three or four BCLK cycles, depending on the settings in the chip select expansion register. The bits in the chip select expansion register are only valid when the corresponding bit in the chip select control register is set to "0". When the bits in the chip select control register are set to "1", the corresponding bits in the chip select expansion register must be set to "002". The bits in the chip select control register and chip select expansion register default to "0" after the microcomputer has been reset.
________
When the user is using the RDY signal, the relevant bit in the chip select control register’s bits 4 to 7 must be set to "0". The SFR area is always accessed in two BCLK cycles regardless of the setting of these control bits. Table 1.22 shows the software waits and bus cycles. Figures 1.15 and 1.16 show example bus timing when using software waits.
Table 1.22. Software waits and bus cycles
Area SFR Internal ROM/RAM
CSxW
(Note 1)
CSExW
(Note 2)
Bus Cycles Read 2 BCLK cycles 1 BCLK cycle 2 BCLK cycles 3 BCLK cycles 4 BCLK cycles Inhibited 1 BCLK cycle Write 2 BCLK cycles 1 BCLK cycle 2 BCLK cycles 3 BCLK cycles 4 BCLK cycles Inhibited 2 BCLK cycles
Invalid Invalid 0 0
Invalid Invalid 00 01 10 11 00
External memory area
0 0 1
Note 1: When using the RDY signal, always set this bit to "0". Note 2: Set the CSxW bit to 0 before setting these bits. Also, when setting the CSxW bit to 1, be sure to reset these bits to '002' first.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 34 of 264
M30245 Group
Processor Mode
No Wait
Bus cycle(Note)
Bus cycle(Note)
BCLK Read signal Write signal PM16=0
Data bus PM16=0 Write signal PM16=1 Data bus PM16=1 Address bus Chip select
Output
Input
Output
Input
Address
Address
With 1 Wait Bus cycle(Note) Bus cycle(Note)
BCLK Read signal Write signal PM16=0 Data bus PM16=0 Write signal PM16=1 Data bus PM16=1 Address bus
Input
Output
Input
Output
Address
Address
Chip select
Note : These example timing charts indicate bus cycle length. After this bus cycle sometimes come read and write cycles in succession.
Figure 1.15. Typical bus timings using software wait (1)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 35 of 264
M30245 Group
Processor Mode
With 2 Waits
Bus cycle(Note)
Bus cycle(Note)
BCLK Read signal Write signal PM16=0
Data bus PM16=0 Write signal PM16=1 Data bus PM16=1 Address bus Chip select
Output
Input
Output
Input
Address
Address
Address
With 3 Waits
Bus cycle(Note)
Bus cycle(Note)
BCLK Read signal Write signal PM16=0
Data bus PM16=0 Write signal PM16=1 Data bus PM16=1 Address bus Chip select
Output
Input
Output
Input
Address
Address
Note : These example timing charts indicate bus cycle length. After this bus cycle sometimes come read and write cycles in succession.
Figure 1.16. Typical bus timings using software wait (2)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 36 of 264
M30245 Group
Processor Mode
Protection
The protection function is provided so that the values in important registers cannot be changed in the event that the program runs out of control. Figure 1.17 shows the protect register. The values in the processor mode register 0 (address 000416), processor mode register 1 (address 000516), system clock control register 0 (address 000616) and system clock control register 1 (address 0007 16 ) can only be changed when the respective bit in the protect register is set to "1". Setting the respective bits in the protect register to "0" will write protect these registers and not allow them to be changed.
Protect register
b7 b6 b5 b4 b3 b2 b1 b0
0
Symbol PRCR Bit symbol
Address 000A 16 Bit name
When reset XXXXX0002 Function
0 : Write-inhibited 1 : Write-enabled
RW
PRC0
Enables writing to system clock control registers 0 and 1 (addresses 000616 and 000716) and frequency
synthesizer registers (addresses 03DB16 to 03DF16)
PRC1 Enables writing to processor mode registers 0 and 1 (addresses 000416 and 000516) 0 : Write-inhibited 1 : Write-enabled
Reserved
Must always be set to "0"
Nothing is assigned. Write "0" when writing to these bits.
The values are indeterminate when read.
Figure 1.17. Protect register
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 37 of 264
M30245 Group
System Clock
System Clock
Clock-generating Circuit
The clock generating circuit contains two oscillator circuits that supply the operating clock sources to the CPU and internal peripheral units. Figure 1.18 shows the block diagram of the clock-generating circuit. Table 1.23 lists the main clock-generating circuits.
Table 1.23. Main clock-generating circuits
Microcomputer
(Built-in feedback resistor)
XIN XOUT XIN
Microcomputer
XOUT
Open
(Note) Rd
Externally derived clock
CIN
COUT
Vcc Vss
Note: Insert a damping resistor if required. The resistance will vary depending on the oscillator and the oscillation drive capacity setting. Use the value recommended by the maker of the oscillator. When the oscillation drive capacity is set to low, check that oscillation is stable.
Xcin
Xcout
CM04
1/32
fc32
fc Sub clock
XIN
XOUT fusb (48MHz) Frequency Synthesizer Circuit
CM05
Main clock
fsyn
fAD f1SIO2 f1 f8SIO2 f32SIO2 f32 b c d
CM07=0
FSCCR0=1 FSCCR0=0 CM10 "1" Write signal RESET Software reset NMI Interrupt request level judgment output WAIT instruction SQ R a Divider
f8
BCLK CM02
fc CM07=1
SQ R
b a
1/2 1/2 1/2 1/2 1/2
c
CM06=0 CM17,CM16=11 CM06=1 CM06=0 CM17,CM16=10
d
CM06=0 CM17,CM16=01 CM06=0 CM17,CM16=00 CM0i : Bit i at address 000616 CM1i : Bit i at address 000716 FSCCRi: Bit i at address 03DB16
Details of divider
Figure 1.18. Block diagram of the clock-generating circuit
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 38 of 264
M30245 Group
System Clock
Figure 1.19 shows some examples of the main clock circuit, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Figure 1.20 shows some examples of subclock circuits, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Circuit constants in Figure 1.19 and Figure 1.20 vary with each oscillator used. Use the values recommended by the manufacturer of your oscillator.
Microcomputer
(Built-in feedback resistor)
XIN XOUT XIN
Microcomputer
XOUT
Open
(Note) Rd
Externally derived clock
CIN COUT
Vcc Vss
Note: Insert a damping resistor if required. The resistance will vary depending on the oscillator and the oscillation drive capacity setting. Use the value recommended by the maker of the oscillator. When the oscillation drive capacity is set to low, check that oscillation is stable.
Figure 1.19. Examples of main clock
Microcomputer
(Built-in feedback resistor)
Microcomputer
XCIN XCOUT
Open
(Note 1)
XCIN
XCOUT
Rcd
Externally derived clock
CCIN
CCOUT
Vcc (Note 2) Vss
Note 1: Insert a damping resistor if required. The resistance will vary depending on the oscillator and the oscillation drive capacity setting. Use the value recommended by the maker of the oscillator. When the oscillation drive capacity is set to low, check that oscillation is stable. Also, if the oscillator manufacturer's data sheet specifies that a feedback resistor be added external to the chip, insert a feedback resistor between XCIN and XCOUT following their instructions. Note 2: Reference XCIN to Vcc supply.
Figure 1.20. Examples of sub-clock
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 39 of 264
M30245 Group
System Clock
Clock Control Main clock
The main clock is generated by the main clock oscillation circuit. After a reset, this clock is divided by 8 to produce the BCLK. The clock can be stopped using the main clock stop bit (bit 5 at address 000616). Stopping the clock, after switching the operating clock source of CPU to the subclock, reduces the power dissipation. After the oscillation of the main clock oscillation circuit has stabilized, the drive capacity of the main clock oscillation circuit can be reduced using the XIN-XOUT drive capacity select bit (bit 5 at address 000716). Reducing the drive capacity of the main clock oscillation circuit reduces power dissipation. This bit changes to "1" when shifting from high-speed/ medium-speed mode to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained. Subclock The subclock is generated by the subclock oscillation circuit. No subclock is generated after a reset. After oscillation is started using the port Xc select bit (bit 4 at address 000616), the subclock can be selected as the BCLK by using the system clock select bit (bit 7 at address 000616). However, be sure that the subclock oscillation has fully stabilized before switching. After the oscillation of the subclock oscillation circuit has stabilized, the drive capacity of the subclock oscillation circuit can be reduced using the XCIN-XCOUT drive capacity select bit (bit 3 at address 000616). Reducing the drive capacity of the subclock oscillation circuit reduces the power dissipation. This bit changes to "1" when changing to stop mode and at a reset. BCLK The BCLK is the clock that drives the CPU, and is equal to fc or the clock that is derived by dividing the main clock by 1, 2, 4, 8, or 16. The BCLK is derived by dividing the main clock by 8 after a reset. The BCLK signal can be output from the BCLK pin (P53) by use of the BCLK output disable bit (bit 7 at address 0004 16) in the memory expansion and the microprocessor modes. The main clock division select bit 0 (bit 6 at address 000616) changes to "1" when shifting from high-speed/mediumspeed to stop mode and at reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained. Peripheral function clock (f1, f8, f32, f1SIO2, f8SIO2, f32SIO2, fAD) The clock for the peripheral devices is derived from the main clock or by dividing it by 1, 8, or 32. The peripheral function clock is stopped by stopping the main clock or by setting the WAIT peripheral function clock stop bit (bit 2 at 000616) to "1" and then executing a WAIT instruction. fc 32 This clock is derived by dividing the subclock by 32. It is used for the Timer A counts. fc This clock has the same frequency as the subclock. It is used for the BCLK and for the watchdog timer.
fUSB
This clock provides a 48 MHz signal required for USB operation. It is derived from the Frequency Synthesizer circuit.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 40 of 264
M30245 Group
System Clock
System clock control registers
Figure 1.21 shows the system clock control registers 0 and 1.
System clock control register 0 (Note 1)
b7 b6 b5 b4 b3 b2 b1 b0
00
Symbol CM0 Bit Symbol Reserved bit
Address 000616 Bit Name
When reset 4816 Function Always set to "0" RW OO
CM02
WAIT peripheral function clock stop bit XCIN-XCOUT drive capacity select bit (Note 2)
0 : Do not stop in wait mode 1 : Stop in wait mode (Note 8) 0 : LOW 1 : HIGH 0 : I/O port 1 : XCIN-XCOUT generation 0 : On 1 : Off 0 : CM16 and CM17 valid 1 : Divide-by-8 mode 0 : XIN, XOUT 1 : XCIN, XCOUT
OO
CM03
OO
CM04
Port Xc select bit Main clock (XIN-XOUT) stop bit (Note 3, 4, 5) Main clock division select bit 0 (Note 6) System clock select bit (Note 7)
OO OO OO
CM05
CM06
CM07
OO
Note 1: Set bit 0 of the protect register (address 000A16) to "1" before writing to this register. Note 2: Changes to "1" when changing to Stop mode and Reset. Note 3: When entering power saving mode, main clock is stopped using this bit. When returning from stop mode and operating in XIN, set this bit to "0". When main clock oscillation is operating by itself, set system clock select bit (CM07) to "1" before setting this bit to "1". Note 4: When inputting external clock, only clock oscillation buffer is stopped and clock input is acceptable. Note 5: If this bit is set to "1", XOUT becomes "H". The built-in feedback resistor remains connected, so XIN becomes pulled up to XOUT ("H") using the feedback resistor. Note 6: This bit changes to "1" when changing from high-speed/medium mode to stop mode and at reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained. Note 7: Set Port Xc select bit (CM04) to "1" and stabilize the sub clock oscillating before setting to this bit from "0" to "1". Do not write to both bits at the same time. Also, set the main clock stop bit (CM05) to "0" and stabilize the main clock oscillating before setting this bit from '1" to "0". Note 8: fc32 is not included. Do not set to "1" when using low-speed or low power dissipation mode.
System clock control register 1 (Note 1)
b7 b6 b5 b4 b3 b2 b1 b0
0000
Symbol CM1 Bit Symbol CM10 Reserved bit CM15
Address 000716 Bit Name All clock stop control bit (Note 4)
When reset 2016 Function 0 : Clock on 1 : All clocks off (stop mode) Always set to "0" RW OO OO OO OO OO
XIN-XOUT drive capacity select bit (Note 2) Main clock division select bit 1 (Note 3)
0 : LOW 1 : HIGH
b7 b6
CM16
CM17
0 0 1 1
0 : No division mode 1 : Divide-by-2 mode 0 : Divide-by-4 mode 1 : Divide-by-16 mode
Note 1: Set bit "0" of the protect register (address 000A16) to "1" before writing to this register. Note 2: This bit changes to "1" when shifting from high-speed/medium speed mode to stop mode an at reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained. Note 3: Can be selected when bit 6 of the system clock control register 0 (address 0006 16) is "0". If "1", divide mode is fixed at 8. Note 4: If this bit is set to "1", XOUT becomes "H" and the built-in feedback resistoris cut off. XCIN and XcOUT become high impedance state.
Figure 1.21.
Clock control registers 0 and 1
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 41 of 264
M30245 Group
System Clock
Stop Mode
Writing "1" to the all-clock stop control bit (bit 0 at address 000716) stops all oscillation and the microcomputer enters stop mode. In stop mode, the content of the internal RAM is retained provided that Vcc remains above 2V. Because the oscillation of BCLK, f1 to f32, f1SIO2 to f32SIO2, fc, fc32 and fAD stops in stop mode, peripheral functions such as the A/D converter and watchdog timer do not function. However, timer A operates, provided that the event counter mode is set to an external pulse, and UARTi (i = 0 to 3) functions provided an external clock is selected. Table 1.24 shows the status of the ports in stop mode. Stop mode is cancelled by a hardware reset or interrupt. If an interrupt is to be used to cancel stop mode, that interrupt must first be enabled and the interrupt priority of any interrupts not used to cancel stop mode should be set to "0". The I flag must also be set prior to stopping for an interrupt to cancel it. When returning by an interrupt, that interrupt routine _______ is executed. If only a hardware reset or an NMI interrupt is used to cancel stop mode, change the priority level of all interrupts to "0", then change to stop mode. After coming out of stop mode, it is recommended that four "NOP" instructions be executed to clear the instruction queue. When changing from high-speed/medium speed mode to stop mode and at reset, the main clock division select bit 0 (bit 6 at 000616) is set to "1". When changing from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.
Table 1.24. Port status during stop mode
Pin Address bus, data bus, CS0 to CS3, BHE RD, WR , WRL, WRH HLDA, BCLK ALE Port
Memory expansion mode Microprocessor mode Retains status before stop mode "H" "H" "H" Retains status before stop mode
Single-chip mode
Retains status before stop mode
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 42 of 264
M30245 Group
System Clock
Wait Mode
When a WAIT instruction is executed, the BCLK stops and the microcomputer enters the wait mode. In this mode, oscillation continues but the BCLK and watchdog timer stop. Writing "1" to the WAIT peripheral function clock stop bit and executing a WAIT instruction stops the clock being supplied to the internal peripheral functions, allowing power dissipation to be reduced. However, the peripherial function clock fC32 does not stop during wait mode and thus does not contribute to any power savings. When the MCU is running in low-speed or low power dissipiation mode, do not enter WAIT mode with this bit set to "1". Table 1.25 shows the status of the ports in wait mode. Wait mode is cancelled by a hardware reset or interrupt. If an interrupt is used to cancel wait mode, that interrupt must first be enabled and the interrupt priority levels of all other interrupts that are not used to cancel wait mode must be set to "0". When returning from an interrupt, the microcomputer restarts using as BCLK the clock that had been selected when the WAIT instruction was executed, and the program continues from the interrupt routine. If only a
_______
hardware reset or NMI interrupt is used to cancel wait mode, change the priority level of all interrupts to "0", then shift to wait mode.
Table 1.25. Port status during wait mode
Pin Address bus, data bus, CS0 to CS3 RD, WR, BHE, WRL, WRH HLDA, BCLK ALE Port
Memory expansion mode Microprocessor mode Retains sta tus before wait mode “H” “H” “H” Retains sta tus before wait mode
Single-chip mode
Retains status before wait mode
BCLK Status transition
Power dissipation can be reduced and low-voltage operation achieved by changing the count source for BCLK. Table 1.26 shows the operating modes corresponding to the settings of system clock control registers 0 and 1. When reset, the device starts in division by 8 mode. The main clock division select bit 0 (bit 6 at address 0006 16) changes to "1" when shifting from high-speed/medium-speed to stop mode and at a reset. When shifting from lowspeed/low power dissipation mode to stop mode, the value before stop mode is retained. The following shows the operational modes of BCLK.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 43 of 264
M30245 Group
System Clock
Table 1.26. System clock control registers 0 and 1 operating mode settings
CM17 0 1 Invalid 1 0 Invalid Invalid
CM16 1 0 Invalid 1 0 Invalid Invalid
CM07 0 0 0 0 0 1 1
CM06 0 0 1 0 0 Invalid Invalid
CM05 0 0 0 0 0 0 1
CM04 Invalid Invalid Invalid Invalid Invalid 1 1
BCLK operating mode Divide-by-2 mode Divide-by-4 mode Divide-by-8 mode Divide-by-16 mode No division mode Low-speed mode Low power dissipation mode
• Divide by 2 mode The main clock is divided by 2 to obtain the BCLK. • Divide by 4 mode The main clock is divided by 4 to obtain the BCLK. • Divide by 8 mode The main clock is divided by 8 to obtain the BCLK. When reset, the device starts operating from this mode. Before the user can go from this mode to no division mode, division by 2 mode, or division by 4 mode, the main clock oscillator must be stable. When going to low-speed or lower power consumption mode, make sure the subclock's oscillator is stable. • Divide by 16 mode The main clock is divided by 16 to obtain the BCLK. • No-division mode The main clock is divided by 1 to obtain the BCLK. • Low-speed mode fc is used as the BCLK. Note: Oscillation of both the main and sub-clocks must have stabilized before transferring from this mode to another or vice versa. At least 2 to 3 seconds are required after the subclock starts. Therefore, write the program to wait until this clock has stabilized after powering up and after returning from stop mode. • Low power dissipation mode fc is the BCLK and the main clock is stopped. Note: Before the count source for BCLK can be changed from XIN to XCIN or vice versa, the new count source's oscillator must first be stable. Allow some wait time in software for the oscillation to stabilize before switching the clock over.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 44 of 264
M30245 Group
Power Control
Power control
The following is a description of the three available power control modes. Figure 1.22 shows the state transition diagram for these modes. Normal operation mode • High-speed mode Divide-by-1 frequency of the main clock becomes the BCLK. The CPU operates with the internal clock selected. Each peripheral function operates according to its assigned clock. • Medium-speed mode Divide-by-2, divide-by-4, divide-by-8, or divide-by-16 frequency of the main clock becomes the BCLK. The CPU operates according to the internal clock selected. Each peripheral function operates according to its assigned clock. • Low-speed mode fc becomes the BCLK. The CPU operates according to the fc clock. The fc clock is supplied by the secondary clock. Each peripheral function operates according to its assigned clock. • Low power consumption mode The main clock operating in low-speed mode is stopped. The CPU operates according to the fc clock. The fc clock is supplied by the secondary clock. The only peripheral functions that operate are those with the subclock selected as the count source. Wait mode The CPU operation is stopped. The oscillators do not stop. Stop mode All oscillators stop. The CPU and all built-in peripheral functions stop. Of the three modes discusses, the stop mode is the most effective in decreasing power consumption.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 45 of 264
M30245 Group
Power Control
State Transitions for Stop and Wait modes
RESET
All oscillators stopped
Interrupt
Stop Mode All oscillators stopped Stop Mode All oscillators stopped
Interrupt
Medium-speed mode (divided-by-8 mode) High speed / Medium-speed mode
WAIT instruction Interrupt WAIT instruction Interrupt WAIT instruction Interrupt
CPU operation stopped Wait mode CPU operation stopped Wait mode CPU operation stopped Wait mode
In
CM10 = "1" pt terru CM10 = "1"
Stop Mode
CM10 = "1"
Low-speed / Low power dissipation mode Normal Mode
State Transitions for normal mode
Main clock is oscillating Sub clock is stopped Medium-speed mode (divided-by-8 mode) CM06 = "1" Main clock is oscillating Sub clock is oscillating BCLK: f(Xin)/8 CM07 = "0" CM06 = "1" CM04 = "0" CM04 = "1" (Notes 1, 3) CM07 = "0" (Note 1) CM06 = "1"
High-speed mode BCLK ; f(Xin) CM07 = "0" CM06 = "0" CM17 = "0" CM16 = "0" Medium-speed mode (divided-by-4 mode) BCLK : f(Xin)/4 CM07 = "0" CM06 = "0" CM17 = "1" CM16 = "0" CM04 = "0"
Medium-speed mode (divided-by-2 mode) BCLK ; f(Xin)/2 CM07 = "0" CM06 = "0" CM17 = "0" CM16 = "1" Medium-speed mode (divided-by-16 mode) BCLK : f(Xin)/4 CM07 = "0" CM06 = "0" CM17 = "1" CM16 = "1" Main clock is oscillating Sub clock is stopped
Medium-speed mode (divided-by-8 mode) BCLK : f(Xin)/8 CM07 = "0" CM06 = "1"
CM07 = "0" (Note 1, 3) CM07 = "1" (Note 2)
Main clock is oscillating Sub clock is oscillating Low-speed mode BCLK : f(Xcin) CM07 = "1"
CM05 = "0" CM04 = "1"
CM05 = "1"
High-speed mode BCLK ; f(Xin) CM07 = "0" CM06 = "0" CM17 = "0" CM16 = "0" CM06 = "0" (Notes 1, 3) Medium-speed mode (divided-by-4 mode) BCLK : f(Xin)/4 CM07 = "0" CM06 = "0" CM17 = "1" CM16 = "0" Note 1: Note 2: Note 3: Note 4:
Medium-speed mode (divided-by-2 mode) BCLK ; f(Xin)/2 CM07 = "0" CM06 = "0" CM17 = "0" CM16 = "1" Medium-speed mode (divided-by-16 mode) BCLK : f(Xin)/4 CM07 = "0" CM06 = "0" CM17 = "1" CM16 = "1"
Main clock is stopped Sub clock is oscillating Low-power dissipation mode CM07 = "1" (Note 2) CM05 = "1" CM07 = "0" (Note 1) CM06 = "0" (Note 3) BCLK: f(Xcin) CM07 = "1"
Switch clock after oscillation of main clock is sufficiently stable. Switch clock after oscillation of sub clock is sufficiently stable. Change CM06 after changing CM17 and CM16. Transit in accordance with arrow.
Figure 1.22. Power control mode state transition diagram
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 46 of 264
M30245 Group
Frequency Synthesizer Circuit
Frequency synthesizer circuit
The frequency synthesizer circuit generates a 48MHz clock (fUSB) needed by the USB block and a clock fSYN that are a multiple of the external input reference clock f(XIN). A block diagram of the circuit is shown in Figure 1.23.
EN
f USB
USBC5
f(Xin)
Prescaler
f PIN
Frequency Multiplier
f VCO
f SYN
Frequency Divider
FSCCR0
8 Bit
8 Bit
LS 8 Bit
FSP
03DE
FSM
03DD
FSC
03DC
FSD
03DF
FSCCR
03DB
Data Bus
Figure 1.23. Frequency Synthesizer Circuit
The frequency synthesizer consists of a prescaler, frequency multiplier, a frequency divider, and five registers: FSP; FSM; FSC; FSD; and FSCCR. Clock f(XIN) is prescaled down using FSP to generate fPIN. fPIN is multiplied by FSM to generate an fVCO clock, which is then divided by FSD to produce the clock fSYN. The fVCO clock is optimized for 48 MHz operation and is buffered and sent out of the frequency synthesizer block as signal fUSB. This signal is used by the USB block. The FSC0 bit in the FSC Control Register enables the frequency synthesizer block. When disabled (FSC0 = "0"), fVCO is held at either a high or low state. When the frequency synthesizer control bit is active (FSC0 = "1"), a lock status (LS ="1") indicates that fSYN and fVCO are the correct frequency. The LS and FSCO control bits in the FSC Control register are shown in Figure 1.24. When using the frequency synthesizer, a low-pass filter must be connected to the LPF pin. Once the frequency synthesizer is enabled, a delay of 2-5ms is recommended before the output of the frequency synthesizer is used. This is done to allow the output to stabilize. It is also recommended that none of the registers be modified once the frequency synthesizer is enabled as it will cause the output to be temporarily (2-5ms) unstable. The MCU clock source is selected via the Frequency Synthesizer Clock Control register (FSCCR). See Figure 1.25. Note: None of the registers must be written to once the frequency synthesizer is enabled and used as the system clock source (FSCCR register, address 03DB16, bit '0' set to '1') because it will cause the output of the PLL to freeze. Switch system back to f(XIN) and disable before modifying PLL registers.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 47 of 264
M30245 Group
Frequency Synthesizer Circuit
Frequency Synthesizer Control register
b7 b6 b5 b4 b3 b2 b1 b0
00
Symbol FSC Bit Symbol FSE VCO0 VCO Gain Control VC01 Reserved bit CHG0
Address 03DC16 Bit Name Frequency Synthesizer enable bit
When reset 6016 Function 0 : Disabled 1 : Enabled
b2 b1
RW O O
0 0 1 1
0 : Lowest gain 1 : Low gain 0 : High gain (Note ) 1 : Highest gain
O O O O O
O O O O O
Must always be set to "0"
b6 b5
LPF Current Control CHG1 Frequency Synthesizer Lock Status
0 0 1 1
0 : Disabled 1 : Low current 0 : Medium current (Note) 1 : High current
LS
0 : Unlocked 1 : Locked
O
O
Note: Recommended
Figure 1.24. Frequency Synthesizer Control register (FSC)
Frequency Synthesizer Clock Control register
b7 b6 b5 b4 b3 b2 b1 b0
000
000
Symbol FSCCR Bit Symbol FSCCR0 Reserved FCCR4 Reserved
Divide-by-3 option
Address 03DB16 Bit Name
Clock source selection
When reset 0016 Function
0 : Xin 1 : f SYN
Must always be set to "0" 0 : Normal 1 : Divide-by-3 Must always be set to "0"
RW
O O O O O O O O
Figure 1.25. Frequency Synthesizer Clock Control register (FSCCR)
Prescaler
Clock fPIN is a divided down version of clock f(XIN) (see Figure 1.26). The relationship between fPIN and the clock f(XIN) input to the prescaler is as follows: • fPIN = f(XIN) / 2(n+1) where n is the decimal equivalent loaded into the FSP. • Setting FSP to 255 disables the prescaler and fPIN = f(XIN). Note: fPIN frequency below 1 MHz is not recommended.
MSB 7
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
LSB 0
Address: 03DE 16 Access: R/W Reset: FF16
f PIN 12 MHz 1 MHz 1 MHz 2 MHz 2 MHz 3 MHz 6 MHz
FSP Dec(n ) 255 7 5 3 2 1 0
Hex(n) FF 07 05 03 02 01 00
f(XIN) 12.00 MHz 16.00 MHz 12.00 MHz 16.00 MHz 12.00 MHz 12.00 MHz 12.00 MHz
fPIN = f(XIN) /2(n+1)
Figure 1.26. Frequency Synthesizer Prescaler register (FSP)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 48 of 264
M30245 Group
Frequency Synthesizer Circuit
Multiplier
Clock fVCO is a multiplied up version of clock fPIN (See Figure 1.27). The relationship between fVCO and the clock (fPIN) input to the multiplier from the prescaler is as follows: • fVCO = fPIN x 2(n+1) where n is the decimal equivalent of the value loaded in FSM. • Setting FSM to 255 disables the multiplier and fVCO = fPIN. Note 1: n must be chosen such that fVCO equals 48 MHz. Note 2: Minimum fPIN is 1 MHz. Maximum fPIN is 12 MHz.
MSB 7
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
fPIN 1 MHz 2 MHz 4 MHz 6 MHz 8 MHz 12 MHz
FSM Dec(n) 23 11 5 3 2 1
Address: 03DD16 LSB Access: R/W 0 Reset: FF16
Hex(n) 17 0B 05 03 02 01
fVCO 48.00 MHz 48.00 MHz 48.00 MHz 48.00 MHz 48.00 MHz 48.00 MHz
f VCO = fPIN x 2(n+1)
Figure 1.27. Frequency Synthesizer Multiply register (FSM)
Divider
Clock fSYN is a divided down version of clock fVCO (See Figure 1.28). The relationship between fSYN and the clock (fVCO) input to the divider from the multiplier is as follows: • fSYN = fVCO / 2(m+1) where m is the decimal equivalent of the value loaded in FSD. NOTE: fSYN = fVCO / (m+1) when the divide by 3 option (bit 4 at address 03DB16) is set and when m = 2. • Setting FSD to 255 disables the divider and fSYN = fVCO.
MSB 7
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
LSB Address: 03DF16 0 Access: R/W Reset: FF16
fVCO 48.00 MHz 48.00 MHz 48.00 MHz 48.00 MH z 48.00 MH z
FSD Dec(m) 1 2 2 3 127
Hex(m) 01 02 02 03 7F
fSYN 12.00 MHz 8.00 MHz 16.00 MHz (Note) 6.00 MHz 187.50 KHz
fSYN = f VCO /2(m+1)
Note: fSYN = f VCO / (m+1) if FSCCR4 = 1 and m = 2
Figure 1.28. Frequency Synthesizer Divide register (FSD)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 49 of 264
M30245 Group
Interrupts
Interrupts
Figure 1.29 lists the types of interrupts. • Maskable: An interrupt that can be enabled or disabled by the interrupt enable flag (I flag) or can have its interrupt priority changed by the priority level. • Non-maskable: An interrupt that cannot be enabled or disabled by the interrupt enable flag (I flag) or cannot have its interrupt priority changed by the priority level.
Undefined instruction (UND instruction) Software Overflow (INTO instruction) BRK instruction INT instruction Interrupt Reset NMI Special Hardware Peripheral I/O (Note) Note : PeripheralI/Ointerruptsaregeneratedbytheperipheralfunctionsbuiltintothemicrocomputersystem. DBC Watchdog timer Single step
Address match
Figure 1.29. Interrupt classification
Software Interrupts
A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts. • Undefined instruction interrupt An undefined instruction interrupt occurs when executing the UND instruction. • Overflow interrupt An overflow interrupt occurs when an executing arithmetic instruction overflows. The instructions that set an O flag when an overflow occurs are: ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB • BRK interrupt A BRK interrupt occurs when executing the BRK instruction. • INT interrupt An INT interrupt occurs when specifying one of the software interrupt numbers 0 through 63 and executing the INT instruction. Software interrupt numbers 0 through 31 are assigned to peripheral I/O interrupts, so executing the INT instruction executes the same interrupt routine as the peripheral I/O interrupt. The stack pointer (SP), used for the INT interrupt, is dependent on which software interrupt number is selected. As far as software interrupt numbers 0 through 31 are concerned, the microcomputer saves the stack pointer assignment flag (U flag) when it accepts an interrupt request. The U flag is set to "0"” selecting the interrupt stack pointer then the interrupt sequence is executed. When returning from the interrupt routine, the U flag is returned to its previous state before accepting the interrupt request. As far as software numbers 32 through 63 are concerned, the stack pointer does not change.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 50 of 264
M30245 Group
Interrupts
Hardware Interrupts
Hardware interrupts are classified into two types - special interrupts and peripheral I/O interrupts. Special interrupts Special interrupts are non-maskable interrupts. • Reset
____________
Reset occurs if an "L" is input to the RESET pin.
______
• NMI interrupt
______ ______ ______
An NMI interrupt occurs if an "L" is input to the NMI pin. • DBC interrupt This interrupt is exclusively for the debugger, do not use it in other circumstances. • Watchdog timer interrupt Generated by the watchdog timer. • Single-step interrupt This interrupt is exclusively for the debugger, do not use it in other circumstances. With the debug flag (D flag) set to "1", a single-step interrupt occurs after one instruction is executed. • Address match interrupt An address match interrupt occurs immediately before the instruction held in the address indicated by the address match interrupt register is executed with the address match interrupt enable bit set to "1". If an address other than the first address of the instruction in the address match interrupt register is set, Peripheral I/O interrupts A peripheral I/O interrupt is generated by one of the built-in peripheral functions. Built-in peripheral functions are dependent on classes of products, so the interrupt factors are also dependent on classes of products. The interrupt vector table is the same as the one for software interrupt numbers 0 through 31 the INT instruction uses. Peripheral I/ O interrupts are maskable interrupts. • Bus collision detection interrupt This is an interrupt that the serial I/O bus collision detection generates. • DMA0 through DMA3 interrupt These are interrupts the DMA generates. • Key-input interrupt
_____ _____
A key-input interrupt occurs if an "L" is input to any of the KI1 to KI7 pins. • A/D conversion interrupt This is an interrupt that the A/D converter generates. • UART0, UART1, UART2, UART3 transmit / NACK / SSI0, SSI1 transmit interrupt These are interrupts that the serial I/O, I2C, and SSI generate. • UART0, UART1, UART2, UART3 receive / ACK / SSI0, SSI1 receive interrupt These are interrupts that the serial I/O, I2C, and SSI generate. • Timer A0 interrupt through Timer A4 interrupt These are interrupts that Timer A generates • INT0 through INT2 interrupt An INT interrupt occurs if either a rising edge or a falling edge or both edges are input to one of the INT pins. • USB interrupts (EP0, Suspend, Resume, SOF, Reset, USB Function) These are interrupts that are generated from USB. • VBus Detect interrupt This interrupt is generated from the USB VBus detection circuitry.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 51 of 264
M30245 Group
Interrupts
Interrupt Routine
Interrupt vector tables 1If an interrupt request is accepted, program execution branches to the interrupt routine set in the interrupt vector table. Set the first address of the interrupt routine in each vector table. Figure 1.30 shows the format for specifying the address. Two types of interrupt vector tables are available - fixed vector table in which addresses are fixed and variable vector table in which addresses can be varied by the setting.
MSB
LSB
Vector address + 0 Vector address + 1 Vector address + 2 Vector address + 3
Low address Mid address
0000
0000
High address
0000
Figure 1.30. Format for specifying interrupt vector addresses
Fixed vector tables The fixed vector table is a table in which addresses are fixed. The vector tables are located in an area extending from FFFDC16 to FFFFF16. One vector table comprises four bytes. Set the first address of interrupt routine in each vector table. Table 1.27 shows the interrupts assigned to the fixed vector tables and addresses of vector tables.
Table 1.27. Interrupt vectors with fixed addresses
Interrupt source Undefined instruction Overflow BRK instruction Address Match Single Step (Note) Watchdog timer DBC (Note) NMI Reset
Vector table addresses Address(L) to Address(H) FFFDC16 to FFFDF16 FFFE016 to FFFE316 FFFE416 to FFFE716 FFFE816 to FFFEB16 FFFEC16 to FFFEF16 FFFF016 to FFFF3 16 FFFF416 to FFFF716 FFFF816 to FFFFB16 FFFFC16 to FFFFF16 Do not use
Remarks Interrupt on UND instruction Interrupt on INTO instruction If the vector is filled with FF16, program execution starts from the address shown by the vector in the variable vector table There is an address-matching interrupt enable bit Do not use
External interrupt by NMI pin
Note: Interrupts used for debugging purposes only.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 52 of 264
M30245 Group
Interrupts
Variable vector tables The addresses in the variable vector table can be modified, according to the user’s settings. Before enabling interrupts, the user must load the INTB register with the address of the first entry in the table. The 256-byte area subsequent to the address the INTB indicates becomes the area for the variable vector tables. One vector table comprises four bytes. Set the first address of the interrupt routine in each vector table.
Table 1.28. Interrupt vectors with variable addresses
Software interrupt number 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 t o 63 Vector table addresses Address(L) to Address(H) +0 to +3 (Note 1) +4 to +7 +8 to +11 +12 to +15 +16 to +19 +20 to +23 +24 to +27 +28 to +31 +32 to +35 +36 to +39 +40 to +43 +44 to +47 +48 to +51 +52 to +55 +56 to +59 +60 to +63 +64 to +67 +68 to +71 +72 to +75 +76 to +79 +80 to +83 +84 to +87 +88 to +91 +92 to +95 +96 to +99 +100 to +103 +104 to +107 +108 to +111 +112 to +115 +116 to +119 +120 to +123 +124 to +127 +252 to +255 BRK instruction Key input UART2 receive / ACK UART1/UART3 Bus collision, Start/stop condition INT1 Timer A1 USB EP0 Timer A2 UART1 receive / ACK / SSI1 receive UART0/UART2 Bus collision, Start/stop condition UART0 receive / ACK / SSI0 receive A/D DMA0 UART3 transmit / NACK DMA1 UART2 transmit / NACK DMA2 UART1 transmit / NACK / SSI1 transmit DMA3 UART0 transmit / NACK / SSI0 transmit Timer A0 UART3 receive / ACK USB suspend Timer A3 USB resume Timer A4 USB Reset USB SOF USB Vbus Detect USB Function INT2 INT0 Software interrupt Cannot be masked by I flag (Note 2) (Note 2) (Note 2) (Note 2) (Note 2) (Note 2) (Note 2) (Note 2) (Note 2) (Note 2) Interrupt source Remarks Cannot be masked by I flag
Note 1: Address relative to address in interrupt table base address register (INTB). Note 2: When I 2C mode is selected, NACK/ACK, start/stop condition detection interrupts are selected.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 53 of 264
M30245 Group
Interrupts
Interrupt control The interrupt request bit is set by hardware to "0" when an interrupt request is received. The interrupt request bit can also be set by software to "0". (Do not set to "1".) INT0, INT1, and INT2 are triggered by the edges of external inputs. The edge polarity is selected using the polarity select bit. (Other interrupts are described elsewhere.) An interrupt must first be enabled before it can be used to cancel stop mode. Peripheral I/O interrupts have their own interrupt control registers. Figure 1.31 shows the interrupt control registers. Table 1.29 shows the addresses of the interrupt control registers.
Interrupt control register
Symbol KUPIC S2RIC S13BCNIC TA1IC EP0IC TA2IC S0RIC ADIC DMOIC S3TIC DM1IC S2TIC DM2IC Address 004116 004216 004316 004516 004616 004716 004A16 004B16 004C16 004D16 004E16 004F16 005016 When reset XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 Symbol S1TIC DM3IC S0TIC TA0IC S3RIC SUSPIC TA3IC RSMIC TA4IC RSTIC SOFIC VBDIC USBFIC Address 005116 005216 005316 005416 005516 005616 005716 005816 005916 005A16 005B16 005C16 005D16 When reset XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002 XXXXX0002
R W
b7
b6
b5
b4
b3
b2
b1
b0
Bit symbol
ILVL0
Bit name
Interrupt priority level select bit
b2 b1 b0
Function
000: 001: 010: 011: 100: 101: 110: 111: Level 0 (interrupt disabled) Level 1 Level 2 Level 3 Level 4 Level 5 Level 6 Level 7
ILVL1
ILVL2
IR
Interrupt request bit
0 : Interrupt not requested 1 : Interrupt requested
(Note)
Nothing is assigned. These bits can neither be set nor reset. When read, their contents are indeterminate.
Note: This bit can only be reset (= 0), but cannot be set ( = 1).
b7
b6
b5
b4
b3
b2
b1
b0
0 Bit symbol
ILVL0
Symbol INT1IC S1RIC S02BCNIC INT2IC INT0IC
Address 004416 004816 004916 005E16 005F16
When reset XX00X0002 XX00X0002 XX00X0002 XX00X0002 XX00X0002
Bit name
Interrupt priority level select bit
b2 b1 b0
Function
0 0 0 : Level 0 (interrupt disabled) 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7 0: Interrupt not requested 1: Interrupt requested 0 : Selects falling edge 1 : Selects rising edge Always set to "0"
R
W
ILVL1
ILVL2
IR
Interrupt request bit
(Note 1)
POL
Polarity select bit (Note 2)
Reserved bit
Nothing is assigned. These bits can neither be set nor reset. When read, their contents are indeterminate.
Note 1: This bit can only be reset (=0), but cannot be set (=1). Note 2: For S1RIC( 004816) and S02BCNIC ( 004916), "0" should always be written.
Figure 1.31. Interrupt control registers control registers
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 54 of 264
M30245 Group
Interrupts
Table 1.29. Addresses in interrupt control register
Interrupt control register Key input UART2 receive / ACK UART1 / UART3 Bus collision INT1 Timer A1 USB EP0 Timer A2 UART1 receive / ACK / Serial Sound Interface 1 receive UART0 / UART2 Bus collision UART0 receive / ACK / Serial Sound Interface 0 receive A/D DMA0 UART3 transmit / NACK DMA1 UART2 transmit / NACK
Symbol name KUPIC S2RIC S13BCNIC INT1IC TA1IC EP0IC TA2IC S1RIC S02BCNIC S0RIC ADIC DM0IC S3TIC DM1IC S2TIC
Address 004116 004216 004316 004416 004516 004616 004716 004816 004916 004A16 004B16 004C16 004D16 004E16 004F16
Interrupt control register DMA2 UART1 transmit / NACK / Serial Sound Interface 1 transmit DMA3 UART0 transmit / NACK / Serial Sound Interface 0 transmit Timer A0 UART3 receive / ACK USB Suspend Timer A3 USB Resume Timer A4 USB Reset USB SOF USB Vbus Detect USB Function INT2 INT0
Symbol name DM2IC SITIC DM3IC S0TIC TA0IC S3RIC SUSPIC TA3IC RSMIC TA4IC RSTIC SOFIC VBDIC USBFIC INT2IC INT0IC
Address 005016 005116 005216 005316 005416 005516 005616 005716 005816 005916 005A16 005B16 005C16 005D16 005E16 005F16
Rewrite the Interrupt Control Register (a) The interrupt control register for any interrupt should be modified in places where no requests for that interrupt may occur. Otherwise, disable the interrupt before rewriting the interrupt control register. (b) To rewrite the interrupt control register for any interrupt after disabling that interrupt, be careful with the instruction to be used. • Changing any bit other than the IR bit • Changing the IR bit Depending on the instruction used, the IR bit may not always be cleared to “0” (interrupt not requested). Therefore, be sure to use the MOV instruction to clear the IR bit. (c) When using the I flag to disable an interrupt, refer to the sample program fragments shown below as you set the I flag. (Refer to (b) for details about rewrite the interrupt control registers in the sample program fragments.) Examples 1 through 3 show how to prevent the I flag from being set to “1” (interrupts enabled) before the interrupt control register is rewrited, owing to the effects of the internal bus and the instruction queue buffer.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 55 of 264
M30245 Group
Interrupts
Example 1:Using the NOP instruction to keep the program waiting until the interrupt control register is modified INT_SWITCH1: FCLR I AND.B #00h, 0055h NOP NOP FSET I ; Disable interrupts. ; Set the TA0IC register to “00h”. ; ; Enable interrupts.
The number of NOP instruction is as follows. PM20=1(1 wait) : 2, PM20=0(2 wait) : 3, when using HOLD function : 4. Example 2:Using the dummy read to keep the FSET instruction waiting INT_SWITCH2: FCLR AND.B MOV.W FSET I #00h, 0055h MEM, R0 I ; Disable interrupts. ; Set the TA0IC register to “00h”. ; Dummy read. ; Enable interrupts.
Example 3:Using the POPC instruction to changing the I flag INT_SWITCH3: PUSHC FCLR AND.B POPC FLG I #00h, 0055h FLG
; Disable interrupts. ; Set the TA0IC register to “00h”. ; Enable interrupts.
Interrupt Enable Flag (I flag) The interrupt enable flag (I flag) controls the enabling and disabling of maskable interrupts. Setting this flag to "1" enables all maskable interrupts; setting it to "0" disables all maskable interrupts. This flag is set to "0" after reset. Interrupt Request Bit The interrupt request bit is set to "1" by hardware when an interrupt is requested. After the interrupt is accepted and jumps to the corresponding interrupt vector, the request bit is set to "0" by hardware. The interrupt request bit can also be set to "0" by software. (Do not set this bit to "1"). Interrupt Sequence The interrupt sequence, described below, is performed during the period from when an interrupt is accepted to when the interrupt routine is executed. If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence. The processor carries out the following in sequence after an interrupt request: (1) CPU gets the interrupt information (the interrupt number and interrupt request level) by reading address 0000016. (2) Saves the contents of the flag register (FLG) as it was immediately before the start of interrupt sequence in the temporary register (Note) within the CPU. (3) Sets the interrupt enable flag (I flag), the debug flag (D flag), and the stack pointer select flag (U flag) to "0" (the U flag, however does not change if the INT instruction, in software interrupt numbers 32 through 63, is executed). (4) Saves the contents of the temporary register (Note) within the CPU in the stack area. (5) Saves the contents of the program counter (PC) in the stack area. (6) Sets the interrupt priority level of the accepted instruction in the IPL. After the interrupt sequence is completed, the processor resumes executing instructions from the first address of the interrupt routine. Note: This register cannot be utilized by the user.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 56 of 264
M30245 Group
Interrupts
Interrupt Response Time 'interrupt response time' is the period between when an interrupt occurs and when the first instruction within the interrupt routine has been executed. This time comprises the period from the occurrence of an interrupt to the completion of the instruction under execution at that moment (a) and the time required for executing the interrupt sequence (b). Figure 1.33 shows the interrupt response time.
Interrupt request generated
Interrupt request acknowledged
Time
Instruction
(a)
Interrupt sequence
(b)
Instruction in interrupt routine
Interrupt response time
(a) Time from interrupt request is generated to when the instruction then under execution is completed. (b) Time in which the instruction sequence is executed.
Figure 1.33. Interrupt response time
Time (a) is dependent on the instruction under execution. Thirty cycles is the maximum required for the DIVX instruction (without wait). Time (b) is as shown in Table 1.30 . Figure 1.34 shows the time required for executing the interrupt sequence.
Table 1.30. Time required for executing the interrupt sequence
Interrupt vector address Even Even Odd (Note 2) Odd (Note 2)
Stack pointer (SP) value Even Odd Even Odd
16-bit bus, without wait 18 cycles (Note 1) 19 cycles (Note 1) 19 cycles (Note 1) 20 cycles (Note 1)
8-bit bus, without wait 20 cycles (Note 1) 20 cycles (Note 1) 20 cycles (Note 1) 20 cycles (Note 1)
Note 1: Add 2 cycles for DBC interrupt. Add 1 cycle for either an address match interrupt or a single-chip interrupt. Note 2: Locate an interrupt vector address in an even address if possible.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 57 of 264
M30245 Group
Interrupts
1
BCLK
2
3
4
5
6
7
8
9
10
11
12
Internal Address bus
Address 0000
Indeterminate
SP-2
SP-4
vec
vec + 2
PC
Internal Data bus
Interrupt information
Indeterminate
SP-2 contents
SP-4 contents
vec contents
vec + 2 contents
R
Indeterminate
W
The indeterminate segment is dependent on the queue buffer. If the queue buffer is ready to take an instruction, a read cycle occurs.
Figure 1.34. Interrupt sequence timing
Returning from an Interrupt Routine Executing the REIT instruction at the end of an interrupt routine restores the contents of the flag register (FLG) as it was immediately before the start of the interrupt sequence and the contents of the program counter (PC), both of which were saved in the stack area. Then control returns to the program that was being executed before the acceptance of the interrupt request, so that the suspended process resumes. Return the other registers that were saved by software within the interrupt routine using the POPM instruction or a similar instruction before executing the REIT instruction. Interrupt priority The order of priority when two or more interrupts are generated simultaneously is determined by both hardware and software. The interrupt priority levels determined by hardware are:
____________ _______
RESET > NMI > DBC > Watchdog Timer > Peripheral I/O > Single step > Address match The interrupt priority levels determined by software are set in the interrupt control registers. When two or more interrupts are generated simultaneously, the interrupt with the higher software priority is selected. However, if the interrupts have the same software priority level, the interrupt is selected according to the hardware priority set in the circuit. The selected interrupt is accepted only when the priority level is higher than the processor interrupt priority level (IPL) in ______ _______ the flag register (FLG) and the interrupt enable flag (I flag) is "1" Note that the reset, NMI, DBC, watchdog timer, singlestep, address-match, BRK instruction, overflow, and undefined instruction interrupts are accepted regardless of the interrupt enable flag (I flag). Interrupt Priority Level Select Bit and Processor Interrupt Priority Level (IPL) Set the interrupt priority level using the interrupt priority level select bits, which consists of three interrupt control register bits. When an interrupt request occurs, the interrupt priority level is compared with the IPL of the CPU flag register. The interrupt is enabled only when the priority level of the interrupt is higher than the IPL. Therefore, setting the interrupt priority level to "0" disables the interrupt.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 58 of 264
M30245 Group
Interrupts
Table 1.31 shows the settings of interrupt priority levels and Table 1.32 shows the interrupt levels enabled, according to the contents of the IPL. The following are conditions under which an interrupt is accepted: •interrupt enable flag (I flag) = 1 •interrupt request bit = 1 (set by hardware) •interrupt priority level > IPL The interrupt enable flag (I flag), the interrupt request bit, the interrupt priority select bit, and the IPL are independent, and they are not affected by one another.
Table 1.31. Interrupt priority level settings
Interrupt priority level select bit
b2 b1 b0
Interrupt priority level Lev el 0 (interrupt disabled) Level 1 Level 2 Level 3 Level 4 Level 5 Level 6 Level 7
Priority order
000 001 010 011 100 101 110 111
Low
High
Table 1.32. Interrupt levels enabled according to the contents of the IPL
IPL
IPL2 IPL1 IPL0
Enabled interrupt priority levels
000 001 010 011 100 101 110 111
Interrupt levels 1 and above are enabled Interrupt levels 2 and above are enabled Interrupt levels 3 and above are enabled Interrupt levels 4 and above are enabled Interrupt levels 5 and above are enabled Interrupt levels 6 and above are enabled Interrupt levels 7 and above are enabled All maskable interrupts are disabled
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 59 of 264
M30245 Group
Interrupts
Interrupt resolution circuit When two or more interrupts are generated simultaneously, this circuit selects the interrupt with the highest priority. Figure 1.35 shows the circuit that judges the interrupt priority.
Priority level of each interrupt INT2 Vbus Detect USB Reset USB Resume USB Suspend USB EP0 INT1 INT0 USB Function USB SOF Timer A4 Timer A3
Timer A2
Level 0 (initial value)
High
Timer A1 Timer A0 DMA3 DMA2 DMA1 DMA0 UART0 receive/ACK/SSI0 receive UART1 receive/ACK/SSI1 receive UART2 receive/ACK UART3 receive/ACK UART0 transmit/NACK/SSI0 transmit UART1 transmit/NACK/SSI1 transmit UART2 transmit/NACK UART3 transmit/NACK A/D conversion UART0/2 Bus collision, Start/stop condition UART1/3 Bus collision, Start/stop condition Key-input interrupt
Priority of peripheral I/O interrupts (if priority levels are same)
Processor interrupt priority level (IPL)
Low
Interrupt enable flag (I flag) Address match Watchdog timer DBC NMI Reset
Interrupt request accepted
Figure 1.35.
Interrupt resolution circuit
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 60 of 264
M30245 Group
Interrupts
Flag changes When an interrupt request is received, the stack pointer select flag (U flag) changes to "0" and the flag register (FLG) and program counter (PC) are saved to the stack area indicated by the interrupt stack pointer (ISP). Thereafter, the interrupt enable flag (I flag) and debug flag (D flag) change to "0" and the processor interrupt priority level (IPL) at the flag register (FLG) is replaced by the priority level of the received interrupt. However, when interrupt requests are received for software interrupts 32 to 63, the flag register (FLG) and program counter (PC) are saved to the stack shown by the stack pointer select flag (U flag) at the time the interrupt was received. The stack pointer select flag (U flag) does not change.
______ _______
The value of the processor interrupt priority level (IPL) in the flag register (FLG) differs in the case of reset, NMI, DBC, watchdog timer, single-step, address-match, BRK instruction, overflow, and undefined instruction interrupts. Table 1.34 shows how the IPL changes when interrupt requests are received.
Table 1.34. Change of IPL state when interrupt request are accepted
Interrupt Reset NMI DBC Watchdog timer Single step Address match Software interrupt Le vel 0 ( 0002), is set Le vel 7 ( 1112), i s set Does not change Le vel 7 ( 1112), i s set Does not change Does not ch ange Does not change
Change of IPL
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 61 of 264
M30245 Group
Interrupts
INT interrupt
_______ _______
INT0 to INT2 are triggered by the edges of external inputs. The edge polarity is selected using the polarity select bit in the interrupt control register (004416, 005E16, 005F16) and the polarity switching bit in the interrupt request cause select register (035F16). For an external interrupt input, an interrupt can be generated both at the rising edge and at the falling edge by setting "1" in the INTi interrupt polarity switching bit of the interrupt request cause select register (035F16). To select one edge, set the polarity switching bit of the corresponding interrupt request cause select register to "one edge" ("0"), and set the polarity select bit in the interrupt control register to rising edge or falling edge.
Interrupt request cause select register
b7 b6 b5 b4 b3 b2 b1 b0
Symbol IFSR
Bit symbol
Address 035F 16
When reset 0016
Bit name
INT0 interrupt polarity swiching bit INT1 interrupt polarity swiching bit INT2 interrupt polarity swiching bit
Function
0 : One edge 1 : Two edges 0 : One edge 1 : Two edges 0 : One edge 1 : Two edges
R
W
IFSR0
IFSR1 IFSR2
Nothing is assigned. Write "0" when writing to these bits. The value is indeterminate when read. IFSR6 IFSR7
Bus collision interrupt request cause select bit 0 Bus collision interrupt request cause select bit 1
0 : UART0 Bus collision 1 : UART2 Bus collision 0 : UART1 Bus collision 1 : UART3 Bus collision
Figure 1.36 shows the interrupt request cause select register.
______
NMI Interrupt
______ ______ ______
An NMI interrupt is generated when the input to the P85/NMI pin changes from "H" to "L". The NMI interrupt is a nonmaskable external interrupt. The pin level can be checked in the Port P85 register (bit 5 at address 03F016). This pin cannot be used as a normal port input.
______ ______ ______
Notes: When not intending to use the NMI function, be sure to connect the NMI pin to Vcc. Because the NMI interrupt is non-maskable, it cannot be disabled.
______ ______
When the NMI pin input is "L", do not set the microcomputer in stop mode or wait mode. The NMI interrupt is triggered by the falling edge, so the "L" level does not need to be maintained longer than necessary. Key-Input Interrupt A Key input interrupt can be generated by a falling edge, rising edge or both edges input to any Port 10 pin. It can also be used as a Key-on wake up function for canceling the wait mode or stop mode. Figure 1.37 shows the block diagram of the Key-input interrupt. Figure 1.38 shows the Key-input mode register. It is possible to select both edges or the falling edge of the Key input interrupt for P10 with bits 0 and 1 of this register. This register is also used to enable or disable Port 10 pins that are to be used for Key-input interrupts. Port 10 can be configured with pull-up resistors using the pull-up control resistor.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 62 of 264
M30245 Group
Interrupts
Port P100-P107 pull-up select bit Pull-up transistor KIE3 Port P10 7 direction register P107/KI7 Pull-up transistor P106/KI6 Pull-up KIE2 transistor Port P105 direction register
Edge detect
Port P107 direction register KIS0, KIS1
Edge detect
Key input interrupt control register
(address 004116)
Port P106 direction register
Edge detect
Interrupt control circuit
P105/KI5 Pull-up transistor P104/KI4 KIE0 Pull-up transistor P100/KI0 Port P100 direction register
Edge detect
Key input interrupt request
Port P104 direction register
Edge detect
Figure 1.37. Block diagram of Key-input interrupt
Key-input mode register
b7 b6 b5 b4 b3 b2 b1 b0
Symbol KUPM
Address 012616
When reset 0016
Bit Symbol KIS0
Bit Name
b1 b0
Function 0 0 : Falling edge 0 1 : Rising edge 1 0 : Two edges 1 1 : Reserved 0 : Disabled 1 : Enabled 0 : Disabled 1 : Enabled 0 : Disabled 1 : Enabled 0 : Disabled 1 : Enabled
RW
OO
P10 Key-input edge select 0
KIS1
P10 Key-input edge select 1
OO
KIE0
P100 and P101 Key-input enable bit P102 and P103 Key-input enable bit P104 and P105 Key-input enable bit P106 and P107 Key-input enable bit
OO
KIE1
OO
KIE2
OO
KIE3
OO
Nothing is assigned. Write "0" when writing to these bits. The value is "0" if read.
__
Figure 1.38. Key-input mode register
Enable/Disable The key-input interrupts can be enabled and disabled in pairs using the Key-input mode register (03F9 16) and Keyinput interrupt register (004116). The key-input interrupt is affected by the interrupt priority level (IPL) and the interrupt enable flag (I flag). The input signal edge that triggers the Key-input interrupt can be selected by setting the P10 Keyinput edge select bits (bits 0 and 1 at 03F916). Also, make sure to set the port direction for the enabled Key-input interrupt pins to input.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 63 of 264
M30245 Group
Interrupts
Occurrence timing of the key-input interrupt With the Key-input interrupt enabled, Port 10 pins that are enabled in the Key-input mode register are set to input mode and become Key-input interrupt pins (KI0 through KI7). A Key-input interrupt occurs when the selected edge is input to a Key-input interrupt pin. At this moment, the level of other key-input interrupt pins must be "H" No interrupt occurs when the level of any other key-input interrupt pins is "L". Determining a key-input interrupt A key-input interrupt occurs when the selected edge is input to one of 8 pins, (if they are all enabled in the Key-input mode register) but each pin has the same vector address. Therefore, read the input level of Port P10 in the key-input interrupt routine to determine the interrupted pin. Related registers Figure 1.39 shows the memory map of key-input interrupt-related registers.
Address
Register name
Acronym KUPIC
004016 004116 Key input interrupt register 03F016 03F116 03F216 03F316 03F416 Port 10 03F516 03F616 Port 10 direction register 03F716 03F816 03F916 Key-input mode register 03FA16 03FB16 03FC16 03FD16 03FE16 Pull-up control register 2 03FF16
P10 PD10
KUPM
PUR2
Figure 1.39. Memory map of Key-input interrupt-related registers
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 64 of 264
M30245 Group
Interrupts
Address-Match Interrupt An address-match interrupt is generated when the address-match interrupt address register contents match the program counter value. Two address-match interrupts can be set, each of which can be enabled and disabled by an address-match interrupt enable bit. The interrupt enable flag (I flag) does not affect address-match interrupts and processor interrupt priority level (IPL). Note: When the external data bus width is set to 8 bits, the address match interrupt cannot be used for external areas. Figure 1.40 shows the address-match interrupt-related registers.
Address match interrupt enable register
b7 b6 b5 b4 b3 b2 b1 b0
Symbol AIER Bit symbol
Address 0009 16 Bit name
Address match interrupt 0 enable bit
Address match interrupt 1 enable bit
When reset XXXXXX00 2
Function 0 : Interrupt disabled 1 : Interrupt enabled
0 : Interrupt disabled 1 : Interrupt enabled
RW
AIER0
AIER1
Nothing is assigned. Write 0 when writing to these bits. If read, the value is indeterminate.
Address match interrupt register i (i = 0, 1)
(b23) b7 (b19) b3 (b16)(b15) b0 b7 (b8) b0 b7 b0
Symbol RMAD0 RMAD1
Address 001216 t o 0010 16 001616 t o 001416
When reset X00000 16 X00000 16
Function Address setting register for address match interrupt
Values that can be set R W 00000 16 to FFFFF 16
Nothing is assigned. Write 0 when writing to these bits. If read, the value is indeterminate.
Figure 1.40. Address-match interrupt-related register Interrupt precautions
Precautions
Reading address 0000016 When maskable interrupt occurs, the CPU reads the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence. The interrupt request bit of the interrupt written in address 0000016 will then be set to "0". Do not read address 0000016 by software. Reading address 0000016 by software sets enabled highest priority interrupt source request bit to "0". Though the interrupt is generated, the interrupt routine may not be executed. Setting the stack pointer The value of the stack pointer immediately after reset is initialized to 0000 16. Accepting an interrupt before setting a value in the stack pointer may cause program runaway. Be sure to set a value in the stack pointer before accepting an interrupt.
_______
When using the NMI interrupt, initialize the stack pointer at the beginning of a program. Generating any interrupts _______ including the NMI interrupt is prohibited for the first instruction immediately after reset.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 65 of 264
M30245 Group
Interrupts
_______
The NMI interrupt
_______ _______ _______
The NMI interrupt can not be disabled. Be sure to connect NMI pin to Vcc with a pull-up resistor if unused. Do not go into stop mode when the NMI pin set to "L". _______ The NMI pin also serves as P85, which is exclusively an input. Reading the contents of the P8 register allows the pin _______ value to be read. Reading this pin is only to be used for establishing the pin level when the NMI interrupt is input.
_______
Do not reset the CPU with the input to the NMI pin in the "L" state. _______ _______ Do not attempt to go into stop mode when the input to the NMI pin is in "L" state. When the input to the NMI is in "L" state, CM10 is fixed to "0" thereby refusing to go into stop mode. _______ _______ Do not attempt to go into wait mode when the input to the NMI pin is in "L" state. When the input to the NMI pin is in"L" state, the CPU stops but the oscillation does not. This action does not save power. When this occurs, the CPU is returned to the normal state by a later interrupt. _______ Signals input to the NMI pin require an "L" level of (2 clocks + 300nS) or more from the operation clock of the CPU. External interrupt
________ ________
Either an "H" or "L" level of at least 250 ns width is necessary for the signal input to pins INT0 to INT2 regardless of the CPU operation clock. ________ ________ When the polarity of the INT0 to INT2 pins is changed, the interrupt request bit is sometimes set to "1". After changing the polarity, reset the interrupt request bit to "0". Figure 1.41 shows the procedure for changing the INT interrupt generate factor.
Clear the interrupt enable flag to "0" (Disable interrupt)
Set the interrupt priority level to level 0 (Disable INT interrupt) i
Set the polarity select bit
Clear the interrupt request bit to "0"
Set the interrupt priority level 1 to 7 (Enable the INT interrupt requests) i
Set the interrupt enable flag to "1" (Enable interrupt)
Note: Execute the settings individually. Do not execute two or more settings simultaneously.
Figure 1.41. Switching condition of INT interrupt request
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 66 of 264
M30245 Group
Interrupts
Clearing the Interrupt request bit Even when the IR bit (bit 3 of the interrupt control register) is cleared to "0" (interrupt not requested), it may not actually get cleared to "0" depending on the instruction used to clear it. Therefore, use the MOV instruction to clear the IR bit. Rewriting the interrupt control register Rewrite the interrupt control register so that it does not generate an interrupt request for that register. If an interrupt request occurs, rewrite the interrupt control register after the interrupt is disabled. Some program examples are described below. When an instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not always set even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the instructions below to change the register. Instructions: AND, OR, BCLR, BSET Examples 1 through 3 show how to prevent the I flag from being set to "1" (interrupts enabled) before the interrupt control register is rewritting, due to the effects of the internal bus and the instruction queue buffer.
Example 1: INT_SWITCH1: FCLR AND.B NOP NOP FSET Example 2: INT_SWITCH2: FCLR AND.B MOV.W FSET Example 3: INT_SWITCH3: PUSHC FCLR AND.B POPC FLG I #00h, 0054h FLG ;Push Flag register onto stack ;Diable interrupts. ;Clear TA0IC int. priority level and int. request bit.‘ ;Enable interrupts. I #00h, 0054h MEM, R0 I :Disable interrupts. ;Clear TA0IC int. priority level and int. request bit. ;Dummy read. ;Enable interrupts. I #00h, 0054h :Disable interrupts. ;Clear TA0IC int. priority level and int. request bit. ;Four NOP instructions are required when using the HOLD function. ;Enable interrupts.
I
The reason why two NOP instructions (four using the HOLD function) or a dummy read is inserted before "FSET I " in Examples 1 and 2, is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to the effects of the instruction queue.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 67 of 264
M30245 Group
Watchdog Timer
Watchdog Timer
The watchdog timer can detect a runaway program. It is a 15-bit counter that decrements using the clock derived from dividing the BCLK by the prescaler. A watchdog timer interrupt is generated when an underflow occurs in the watchdog timer. The watchdog timer interrupt is a non-maskable interrupt. When XIN is selected for BCLK, bit 7 (WDC7) of the watchdog timer control register (address 000F16) selects the prescaler divide ratio to be either 16 or 128. When XCIN is selected for BCLK, the prescaler divide ratio is set to 2 regardless of WDC7. The watchdog timer cycle can be calculated as follows:
When XIN chosen for BCLK: Watchdog timer period = prescaler dividing ratio (16 or 128) X Watchdog timer count (32768) BCLK
When XCIN chosen for BCLK: Watchdog timer period = prescaler dividing ratio (2) X Watchdog timer count (32768) BCLK Example: When BCLK is 12 MHz and the prescaler divide ratio is set to 16, the monitor timer cycle is approximately 43.69 ms. The watchdog timer is initialized by writing to the watchdog timer start register (address 000E 16), and when a watchdog timer interrupt request is generated. The prescaler is initialized only when the microcomputer is reset. After a reset, the watchdog timer and prescaler are both stopped. The count is started by writing to the watchdog timer start register (address 000E16). The watchdog timer and the prescaler stop in stop mode, wait mode, and hold state. After exiting these modes, counting starts from the remaining value. Figure 1.42 shows the block diagram of the watchdog timer. Figure 1.43 shows the watchdog timer-related registers.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 68 of 264
M30245 Group
Watchdog Timer
Prescaler
"CM07 = 0" "WDC7 = 0"
1/16
BCLK HOLD
"CM07 = 1"
1/128
"CM07 = 0" "WDC7 = 1"
Watchdog timer
Watchdog timer interrupt request
1/2
Write to the watchdog timer start register (address 000E 16)
Set to "7FFF16"
RESET
Figure 1.42. Block diagram of Watchdog timer
Watchdog timer control register
b7 b6 b5 b4 b3 b2 b1 b0
00
Symbol WDC Bit symbol
Address 000F 16 Bit name
When reset 000XXXXX 2 Function RW
High-order bit of Watchdog timer Reserved bit
WDC7
Must always be set to "0" Prescaler select bit 0 : Divided by 16 1 : Divided by 128
Watchdog timer start register
b7 b0
Symbol WDTS
Address 000E 16
When reset Indeterminate RW
Function
The W atchdog timer is initialized and starts counting after the first write instruction to this register after reset. Writing any value to this register resets the counter to 7FFF16.
Figure 1.43. Watchdog timer control and start registers
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 69 of 264
M30245 Group
Universal Serial Bus
Universal Serial Bus
Features • USB Specification Revision 2.0 compliant • Support of full-speed operation (12 Mbps) • Support of all USB transfer types: ........................ Isochronous ................................................................. Bulk ................................................................. Control ................................................................. Interrupt • Built-in 3.25 Kbyte FIFO as endpoint buffer: ......... Endpoint 0: IN/OUT 128-byte/128-byte ................................................................. Endpoint 1: IN/OUT Programmable ................................................................. Endpoint 2: IN/OUT Programmable ................................................................. Endpoint 3: IN/OUT Programmable ................................................................. Endpoint 4: IN/OUT Programmable • 9 endpoints - control endpoint (EP0 - bidirectional) plus four IN and four OUT endpoints • Control endpoint (EP0) continuous transfer mode • Programmability of transfer type and buffer size for 8 of the 9 endpoints (EP1 - EP4 IN & OUT) • Transfer type: .......................................... Bulk, Isochronous or Interrupt Single or double buffer selectable • Buffer size: .............................................. Maximum 1K bytes When in double buffer mode, effective maximum buffer size up to 2 x 1K bytes • Bulk endpoints continuous transfer mode • SOF output and interrupt generation with artificial SOF capability (in the event of corrupt SOF packet) • 8- or 16-bit CPU access to the FIFO and registers USB Interrupts
There are six USB interrupts in this device: • EP0 Interrupt (multiple-trigger events) • USB Function Interrupt (multiple sources) • USB Reset Interrupt • USB Resume Interrupt • USB Suspend Interrupt • USB Start-of-Frame (SOF) Interrupt The first five interrupts are used to control the data flow and USB power consumption. The SOF interrupt is used to monitor the transfer of isochronous (ISO) data. Setting the corresponding bit in the Interrupt Control Register for each interrupt enables each of the six USB interrupts.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 70 of 264
M30245 Group
Universal Serial Bus
The USB Function Interrupt has multiple interrupt sources that can be enabled within the USB Function Interrupt Enable Register (USBIE). EP0 Interrupt The EP0 interrupt is generated when one of the following events occur: • A data set is successfully received • A data set is successfully sent • EP0CSR3 (DATA_END) flag is cleared. This event is maskable and the default is masked. • A control transfer ends prematurely (i.e., the USB FCU sets the SETUP_END bit). USB Function Interrupt The USB Function interrupt can be triggered by: • The interrupts from eight endpoints (EP1-EP4 IN/OUT). The interrupts indicate if a data set was either sent or received. • A data flow error from any of the nine endpoints (including EP0) • The enabling of any IN endpoint (EP1-EP4 IN). • The corruption of the final ACK of a Control Read transfer's Data Stage. Each endpoint interrupt is enabled by setting the corresponding bit in the USB Interrupt Enable register (USBIE). Interrupt status flags associated with each source are contained in USB Interrupt Status register (USBIS). USB Reset Interrupt A USB Reset Interrupt is generated when the USB Function Control Unit (USB FCU) sees a SE0 present on D+/D- for at least 2.5us. When a reset signal is detected by the USB FCU, an internal reset pulse is also generated to reset all USB internal registers to the default values. When the CPU recognizes a USB Reset Interrupt, it re-initializes the USB FCU to ensure that the USB operation functions properly. The USB Reset Interrupt Control register (RSTIC) contains the USB Reset Interrupt request bit and interrupt priority select bits used to enable the interrupt and set the software priority level. USB Resume Interrupt A USB Resume Interrupt is generated when the USB FCU is in the suspend state and detects non-idle signaling on the D+/D-. The USB Resume Interrupt Control register (RSMIC) contains the USB Resume Interrupt request bit and interrupt priority select bits used to enable the interrupt and set its software priority level. USB SOF Interrupt The USB SOF (Start-Of-Frame) Interrupt is used to control the transfer of isochronous data. The USB FCU generates a USB SOF Interrupt request when a start-of-frame packet is received. Because the start-of-frame packet could be corrupted, a new frame might start without successful reception of the SOF packet. For this reason, an artificial SOF is provided. The frame timer signals a time out when a SOF packet is not received within the allotted time. The device generates an SOF interrupt once every frame. Setting bit 2 of the USB ISO Control Register to a "1" enables the artificial SOF function. Register SOFIC contains the USB SOF Interrupt’s request bit and interrupt priority select bits that are used to enable the interrupt and set its software priority level.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 71 of 264
M30245 Group
Universal Serial Bus
USB Suspend Interrupt A USB Suspend Interrupt is generated when the USB FCU does not detect any bus activity on D+/D- (in J-state) for at least 3ms. The USB Suspend Interrupt Control register (SUSPIC) contains the USB Suspend Interrupt request bit and interrupt priority select bits that are used to enable the interrupt and set its software priority level. USB Endpoint FIFOs The USB FCU has a built-in 3.25 K bytes FIFO as an endpoint buffer. The EP0 (control endpoint) FIFO occupies a fixed location (from 3K - 3.25K) with fixed buffer sizes (128 bytes each) for its IN and OUT data transfers. The other 8 endpoints (EP1 to EP4 IN and OUT) share a 3K bytes buffer. Each endpoint’s FIFO size and starting location (64 bytes) are programmable by the user. The sum of the 8 endpoint FIFOs can not exceed 3K bytes (3072 bytes). Note: Throughout the USB Block specification, "data packet" is generally used when continuous mode is disabled; "data set" (one or more data packets) is generally used when continuous mode is enabled. If a description applies for both noncontinuous mode and continuous mode, "data set" is used. Throughout the whole USB Block Specification, "FIFO" and "Buffer" are generally interchangeable terms. EP0 FIFO Operation The CPU writes data to the EP0 IN FIFO Data Register. The write pointer automatically increments by 2 in word accessing mode or by 1 in byte accessing mode after a write. The CPU must only write data to the EP0 IN FIFO Data Register and "1" to the SET_IN_BUF_RDY bit of the EP0 CSR when the IN_BUF_RDY flag is a "0". When a NULL packet is required to complete a control read request, the CPU must write "1" to the SET_IN_BUF_RDY bit of EP0_CSR without writing data to the EP0 IN FIFO Data Register. Continuous transfer modes are available for EP0 Control Transfers. EP0 IN FIFO with control read continuous transfer mode disabled The CPU writes "1" to the SET_IN_BUF_RDY bit of the EP0 CSR after the CPU finishes writing a data packet to the FIFO, this updates the IN_BUF_RDY flag to "1". The USB FCU updates the IN_BUF_RDY flag to "0" after the packet has been successfully transmitted to the host. EP0 IN FIFO with control read continuous transfer mode enabled The CPU writes "1" to the SET_IN_BUF_RDY bit of the EP0 CSR after the CPU finishes writing a data set (up to 128 bytes) to the FIFO. This updates the IN_BUF_RDY flag to "1". The USB FCU sends out data packets equal to the EP0 MAXP size one at a time, except for the last packet if the data set in the FIFO is not a multiple of EP0 MAXP. In this case the USB FCU sends a short packet. The USB FCU updates the IN_BUF_RDY flag to "0" after the data set has been successfully transmitted to the host. The CPU reads data from EP0 OUT FIFO Data Register. The read pointer automatically increments by 2 in word accessing mode or by 1 in byte accessing mode after a read. The CPU must only read data from the EP0 OUT FIFO when the OUT_BUF_RDY flag of the EP0_CSR is "1". When a SETUP packet is received, an EP0 interrupt is generated (both OUT_BUF_RDY and SETUP flags are set) regardless of the continuous transfer mode bit setting. EP0 OUT FIFO with control write continuous transfer mode disabled The USB FCU updates the OUT_BUF_RDY flag to "1" after it has successfully received a data packet from the host. The CPU writes "1" to CLR_OUT_BUF_RDY after the data packet has been unloaded from the FIFO by the CPU (updates the OUT_BUF_RDY flag to a "0").
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 72 of 264
M30245 Group
Universal Serial Bus
EP0 OUT FIFO with control write continuous transfer mode enabled The USB FCU updates the OUT_BUF_RDY flag to "1" after: • It has successfully received a data set equal to 128 bytes or a short packet from the host OR • A control write status phase has started but there are pending OUT data packets in the buffer. The CPU writes "1" to CLR_OUT_BUF_RDY after the data set has been unloaded from the FIFO by the CPU (updates the OUT_BUF_RDY flag to "0"). Special note when using continuous transfer mode in control read request In continuous transfer mode, the CPU can write multiple data packets to the data buffer before setting the SET_IN_BUF_RDY to "1". The CPU must write the last data packet separately to the data buffer and sets the SET_DATA_END bit. For example, if the buffer size=128 bytes, MAXP= 8 bytes, and the CPU sends 64 bytes of data to the host, the CPU does the following: • Writes 7x8=56 bytes to the buffer; • Sets SET_IN_BUF_RDY=1; • After the 7 packets are successfully sent to host, the IN_BUF_RDY flag changes from "1" to "0"; • Writes the last 8 bytes of data to the buffer; • Sets SET_IN_BUF_RDY="1" and SET_DATA_END to "1"; The CPU should not write all 64 bytes of data, and set the SET_IN_BUF_RDY and SET_DATA_END bits to "1" at the same time. Special note when using continuous transfer mode in control write request Because the buffer can hold multiple data packets before generating an interrupt, two special cases should be taken into consideration: 1. The SETUP_END flag usually indicates a premature completion of a control transfer. However, if the data field of a control write is a multiple of MAXP but not a multiple of the buffer size, the SETUP_END flag may be set without causing a premature completion of transfer. For example, if MAXP =8, buffer size = 128, wLength = 192 (a multiple of MAXP but not the buffer size), the following occurs in continuous mode: After receiving 16 8-byte packets, (128 bytes) from the host, an EP0 interrupt is generated to indicate to the CPU that data unloading can start. When the host completes sending the remainder of the data field (eight 8-byte packets) an EP0 interrupt is not generated because the buffer is not full and there is no short packet. When the status phase starts (the host sends an IN token), OUT_BUF_RDY and SETUP_END are set. The SETUP_END is set because the CPU is unaware of the end of the data phase, thus DATA_END is not set. Whenever DATA_END is not set and the status stage starts, the protocol state machine will treat it as a premature completion (data field is less than wLength) and sets the SETUP_END bit. It is the users responsibility to determine the difference between a premature completion and a normal completion (data field equals the wLength) when the CPU acknowledges a SETUP_END flag in continuous mode. 2. The device usually returns a stall handshake when the host sends more data than specified in the wLength field. However, if a host sends more data than specified in wLength in the middle of a continuous transfer burst, the USB FCU returns ACK to every packet it receives if there are no errors. In this case, when the firmware detects this kind of protocol error, it must set CLR_OUT_PKT_RDY to "1" and set SEND_STALL to "1" so that the USB FCU returns STALL in the subsequent data or status phase. For example, if MAXP = 8, buffer size = 128, wLength = 26, the following may occur:
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 73 of 264
M30245 Group
Universal Serial Bus
CASE 1: The host sends three 8-byte packets and one 2-byte packet. When the core receives the last 2-byte packet, the OUT_BUF_RDY flag is set (because of a short packet) indicating the CPU can unload the data. At the end of unloading, the CPU should clear the OUT_BUF_RDY flag and set the DATA_END. If the host sends more data after this point, the core returns STALL automatically. CASE 2: The host sends 6 8-byte packets (anything greater than 3 for this example) and one 2-byte packet (host may erroneously send 50 bytes instead of 26). The host ACKs each received packet however, it does not automatically return a STALL because the DATA_END flag is not set when the excessive packets are received. When the CPU retrieves the data and detects that the data field is greater than the wLength, it sets the SEND_STALL bit for the core to return STALL. EP1-4 IN (Transmit) FIFO Operation The CPU writes data to the endpoint's FIFO Data Register. The write pointer automatically increments by 2 in word accessing mode or increments by 1 in byte accessing mode after a write. The CPU must only write data to the FIFO Data Register when the IN_BUF_STS1 flag of the corresponding EPx IN CSR is "0". The IN_BUF_STS0 & IN_BUF_STS1 flags are both "1" after a hardware reset or a USB reset, and become "0" when the corresponding endpoint is first enabled (Endpoints 1-4 IN & OUT are disabled at reset). The user can program the buffer size and starting location of each IN Endpoint. Users can assign a buffer size up to 1024 bytes in units of 64 bytes to an endpoint. If double buffer mode is selected, the effective buffer size is 2 x buffer size specified. Continuous transfer mode is available for IN EP1-4 for Bulk Transfers only. When the continuous transfer mode is enabled, it is the user’s responsibility to ensure the buffer size is a multiple of the MAXP value. AUTO_SET function is available for IN EP1-4 for both noncontinuous and continuous modes. When this function is enabled, if a short packet or a less than buffer size data set is to be transmitted to the host, the CPU must write a "1" to the SET_IN_BUF_RDY bit to signify the packet (data set) is ready to send. AUTO_SET and continuous transfer mode are disabled: Single Buffer Mode: The CPU writes a "1" to the SET_IN_BUF_RDY bit of the corresponding EPx IN CSR after the CPU finishes writing a data packet to the buffer (updates the IN_BUF_STS1 & IN_BUF_STS0 flags from 002 to 112). The USB FCU updates the buffer status flags from 112 to 002 after the data packet has been successfully transmitted to the host. Double Buffer Mode: The CPU writes "1" to the SET_IN_BUF_RDY bit of the corresponding EPx IN CSR after the CPU finishes writing a data packet to the buffer (updates the IN_BUF_STS1 & IN_BUF_STS0 flags). • If the buffer is immediately available to accept another data packet, the buffer status flags transition from 002 to 012. • If the buffer is not available to accept another data packet, the buffer status flags transition from 012 to 112. The USB FCU updates the buffers status flags after a data packet has been successfully transmitted to the host. • If the buffer has one more data packet in it, the buffer status flags transition from 112 to 012. • If the buffer has no more data packet in it, the buffer status flags transition from 012 to 002. AUTO_SET is disabled and continuous transfer mode enabled: Single Buffer Mode: The CPU writes a "1" to the SET_IN_BUF_RDY bit of the corresponding EPx IN CSR after the CPU finishes writing a data set up to its buffer size to the buffer (updates the IN_BUF_STS1 & IN_BUF_STS0 flags from 002 to 112). The USB FCU sends out data packets equal to the MAXP size one at a time, except for the last packet, if the data set in the buffer is not a multiple of the MAXP, the USB FCU sends a short packet. The USB FCU updates the buffer status flags from 112 to 002 after the data set has been successfully transmitted to the host.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 74 of 264
M30245 Group
Universal Serial Bus
Double Buffer Mode: The CPU writes a "1" to the SET_IN_BUF_RDY bit of the corresponding EPx IN CSR after the CPU finishes writing a data set up to its buffer size to the buffer (updates the IN_BUF_STS1 & IN_BUF_STS0 flags). The USB FCU sends out data packets equal to the MAXP size one at a time, except for the last packet if the data in the buffer is not a multiple of the MAXP, the USB FCU sends a short packet. • If the buffer is immediately available to accept another data set, the buffer status flags transition from 002 to 012. • If the buffer is not available to accept another data set, the buffer status flags transition from 012 to 112. The USB FCU updates the buffers status flags after a data set has been successfully transmitted to the host. • If the buffer has one more data set in it, the buffer status flags transition from 112 to 012. • If the buffer has no more data set in it, the buffer status flags transition from 012 to 002. AUTO_SET is enabled and continuous transfer mode disabled: Single Buffer Mode: After the CPU writes a data packet equal to the MAXP size to the buffer, the USB FCU updates the corresponding EPx IN CSR’s IN_BUF_STS1 & IN_BUF_STS0 flags from 00 2 to 112 automatically without the CPU writing "1" to the SET_IN_BUF_RDY bit. The USB FCU updates the buffer status flags from 112 to 002 after the data packet has been successfully transmitted to the host. If the data packet is less than the MAXP size, the CPU must write "1" to the SET_IN_BUF_RDY bit to signify the data packet is ready to send. Double Buffer Mode: After the CPU writes a data packet equal to its MAXP size to the buffer, the USB FCU updates the corresponding EPx IN CSR’s IN_BUF_STS1 & IN_BUF_STS0 flags. • If the buffer is immediately available to accept another data packet, the buffer status flags transition from 002 to 012. • If the buffer is not available to accept another data packet, the buffer status flags transition from 012 to 112. The USB FCU updates the buffers status flags after a data packet has been successfully transmitted to the host. • If the buffer has one more data packet in it, the buffer status flags transition from 112 to 012. • If the buffer has no more data packet in it, the buffer status flags transition from 012 to 002. • If the data packet is less than the MAXP size, the CPU must write "1" to the SET_IN_BUF_RDY bit to signify the data packet is ready to send. AUTO_SET and continuous transfer mode are enabled: Single Buffer Mode: After the CPU writes a data set equal to the buffer size to the buffer, the USB FCU updates the corresponding EPx IN CSR's IN_BUF_STS1 & IN_BUF_STS0 flags from 00 2 t o 11 2 a utomatically without the CPU writing "1" to the SET_IN_BUF_RDY bit. The USB FCU sends out data packets equal to the MAXP size one at a time, except for the last packet if the data set in the buffer is not a multiple of its MAXP, the USB FCU sends a short packet. The USB FCU updates the buffer status flags from 11 2 to 002 after the data set has been successfully transmitted to the host. If the data set is less than the buffer size, the CPU must write “1” to the SET_IN_BUF_RDY bit to signify the data set is ready to send.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 75 of 264
M30245 Group
Universal Serial Bus
Double Buffer Mode: After the CPU writes a data set equal to its buffer size to the buffer, the USB FCU updates the IN_BUF_STS1 & IN_BUF_STS0 flags. • If the buffer is immediately available to accept another data set, the buffer status flags transition from 002 to 012. • If the buffer is not available to accept another data set, the buffer status flags transition from 012 to 112. The USB FCU sends out data packets equal to the MAXP size one at a time, except for the last packet. • If the data in the buffer is not a multiple of the MAXP, the USB FCU sends a short packet. The USB FCU updates the buffers status flags after a data set has been successfully transmitted to the host. • If the buffer has one more data set in it, the buffer status flags transition from 112 to 012. • If the buffer has no more data set in it, the buffer status flags transition from 012 to 002. • If the data set is less than the buffer size, the CPU must write "1" to the SET_IN_BUF_RDY bit to signify the data set is ready to send. IN Endpoint FIFO Flush A software or a hardware flush causes the USB FCU to act (in both continuous and noncontinuous transfer modes) as if a data set has been successfully transmitted out to the host. When there is one data set in the buffer, a flush causes the buffer to be empty. When there are two data sets in the buffer, a flush causes the older data set to be flushed out from the buffer. A flush also updates the buffer status flags of the corresponding EPx IN CSR. The Endpoint 1-4 IN buffer status can be obtained from the two status bits of the EPx IN CSR of the corresponding endpoint as shown in Table 1.35.
Table 1.35. Endpoint 1-4 IN buffer status
IN_BUF_STS1 0 0
IN_BUF_STS0 0 1 Double buffer mode: Single buffer mode: No data set in the IN buffer Single buffer mode:
Buffer Status
N/A One data set in the IN Buffer N/A N/A One data set in the IN buffer Two data sets in the IN buffer
1
0 Double buffer mode: Single buffer mode:
1
1 Double buffer mode:
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 76 of 264
M30245 Group
Universal Serial Bus
EP1-4 OUT (Receive) FIFOs The CPU reads data from the endpoint’s FIFO Data Register. The read pointer automatically increments by 2 in word accessing mode or by 1 in byte accessing mode after a read. The CPU must only read data from the FIFO Data Register when the OUT_BUF_STS1 flag of the corresponding EPx OUT CSR is a "1". The user can program each OUT endpoint’s buffer size and starting location, and assign a buffer size up to 1024 bytes in units of 64 bytes to an endpoint. If double buffer mode is selected, the effective buffer size is 2 x buffer size specified. Continuous transfer mode is available for OUT EP1-4 bulk transfers only. When the continuous transfer mode is enabled, the user is responsible for ensuring that the buffer size is a multiple of the MAXP value. Also, the user must ensure that the last data set from the host either contains a short packet or is equal to the buffer size, otherwise there is no interrupt or status that will signify that the last data set was received. AUTO_CLR function is available for OUT EP1-4. AUTO_CLR and continuous transfer mode are disabled: Single Buffer Mode: The USB FCU updates the corresponding EPx OUT CSR’s OUT_BUF_STS1 & OUT_BUF_STS0 flags from 002 to 112 after it has successfully received a data packet from the host. The CPU writes "1" to the CLR_OUT_BUF_RDY bit after the data packet has been unloaded from the buffer by the CPU (updates the OUT_BUF_STS1 & OUT_BUF_STS0 flags from 112 to 002). Double Buffer Mode: The USB FCU updates the corresponding EPx OUT CSR's OUT_BUF_STS1 & OUT_BUF_STS0 flags after it has successfully received a data packet from the host. • If the buffer has only one data packet, the buffer status flags transition from 002 to 102. • If the buffer has two data packets, the buffer status flags transition from 102 to 112. The CPU writes "1" to the CLR_OUT_BUF_RDY bit after a data packet has been unloaded from the buffer by the CPU (updates the OUT_BUF_STS1 & OUT_BUF_STS0 flags). • If the buffer has one more data packet in it, the buffer status flags transition from 112 to 102. • If the buffer has no more data packet in it, the buffer status flags transition from 102 to 002. AUTO_CLR is disabled and continuous transfer mode enabled: Single Buffer Mode: The USB FCU updates the corresponding EPx OUT CSR’s OUT_BUF_STS1 & OUT_BUF_STS0 flags from 002 to 112 after it has successfully received from the host a data set equal to the buffer size, or a short packet. The CPU writes "1" to the CLR_OUT_BUF_RDY bit after the data set has been unloaded from the buffer by the CPU (updates the OUT_BUF_STS1 & OUT_BUF_STS0 flags from 112 to 002 ). Double Buffer Mode: The USB FCU updates the corresponding EPx OUT CSR’s OUT_BUF_STS1 & OUT_BUF_STS0 flags after it has successfully received a data set equal to its buffer size or a short packet from the host.. • If the buffer has only one data set, the buffer status flags transition from 002 to 102 . • If the buffer has two data sets, the buffer status flags transition from 102 to 112 .
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 77 of 264
M30245 Group
Universal Serial Bus
The CPU writes a "1" to the CLR_OUT_BUF_RDY bit after a data set has been unloaded from the buffer by the CPU (updates the OUT_BUF_STS1 & OUT_BUF_STS0 flags). • If the buffer has one more data set in it, the buffer status flags transition from 112 to 102 . • If the buffer has no more data set in it, the buffer status flags transition from 102 to 002 . AUTO_CLR is enabled and continuous transfer mode disabled: Single Buffer Mode: The USB FCU updates the corresponding EPx OUT CSR’s OUT_BUF_STS1 & OUT_BUF_STS0 flags from 002 to 112 after it has successfully received a data packet from the host. The USB FCU updates the OUT_BUF_STS1 & OUT_BUF_STS0 flags from 112 to 002 automatically when the data packet has been unloaded from the buffer by the CPU without the CPU writing a "1" to the CLR_OUT_BUF_RDY bit. Double Buffer Mode: The USB FCU updates the corresponding EPx OUT CSR’s OUT_BUF_STS1 & OUT_BUF_STS0 flags after it has successfully received a data packet from the host. • If the buffer has only one data packet, the buffer status flags transition from 002 to 102 . • If the buffer has two data packets, the buffer status flags transition from 102 to 112 . The USB FCU updates the OUT_BUF_STS1 & OUT_BUF_STS0 flags automatically when a data packet has been unloaded from the buffer by the CPU without the CPU writing a "1" to the CLR_OUT_BUF_RDY bit. • If the buffer has one more data packet in it, the buffer status flags transition from 112 to 102 . AUTO_CLR is enable and continuous transfer mode enabled: Single Buffer Mode: The USB FCU updates the corresponding EPx OUT CSR’s OUT_BUF_STS1 & OUT_BUF_STS0 flags from 00 2 to 112 after it has successfully received a data set equal to its buffer size or a short packet from the host. The USB FCU updates the OUT_BUF_STS1 & OUT_BUF_STS0 flags from 112 to 002 automatically when the data set has been unloaded from the buffer by the CPU without the CPU writing a "1" to the CLR_OUT_BUF_RDY bit. Double Buffer Mode: The USB FCU updates the corresponding EPx OUT CSR’s OUT_BUF_STS1 & OUT_BUF_STS0 flags after it has successfully received a data set equal to its buffer size or a short packet from the host. • If the buffer has only one data set, the buffer status flags transition from 002 to 102 . • If the buffer has two data sets, the buffer status flags transition from 102 to 112 . The USB FCU updates the OUT_BUF_STS1 & OUT_BUF_STS0 flags automatically when a data set has been unloaded from the buffer by the CPU without the CPU writing a "1" to the CLR_OUT_BUF_RDY bit. • If the buffer has one more data set in it, the buffer status flags transition from 112 to 102. • If the buffer has no more data set in it, the buffer status flags transition from 102 to 002.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 78 of 264
M30245 Group
Universal Serial Bus
OUT Endpoint FIFO Flush A software flush causes the USB FCU to act as if a data set has been unloaded from the buffer. The user must only set the flush bit when OUT_BUF_STS1 = 1, which indicates that one or two data sets have been received. When there is one data set in the buffer, a flush causes the buffer to empty. When there are two data sets in the buffer, a flush causes the older data set to be flushed out from the buffer. A flush also updates the buffer status flags of the corresponding EPx OUT CSR. The status of Endpoint 1-4 OUT buffers can be obtained from the two status bits of the EPx OUT CSR of the corresponding endpoint as shown in Table 1.36.
Table 1.36. Endpoints 1-4 OUT buffer status
OUT_BUF_STS1 0 0
OUT_BUF_STS0 0 1 Double buffer mode: Single buffer mode: No data set in the OUT buffer Single buffer mode:
Buffer Status
N/A N/A N/A One data set in the OUT buffer One data set in the OUT buffer Two data sets in the OUT buffer
1
0 Double buffer mode: Single buffer mode:
1
1 Double buffer mode:
Interrupt Endpoints Any endpoint can be used for interrupt transfers. For normal interrupt transfers, the interrupt transactions behave the same as bulk transactions, i.e., no special setting is required. The IN endpoints may be used to communicate rate feedback information for certain types of isochronous functions. Setting the INTPT bit in the IN CSR register of the corresponding IN CSR enables this function. When the INTPT bit is set, the data toggle bit changes after each packet is sent regardless of the presence or type of handshake that is returned from the host. The operation sequence for an IN endpoint used to communicate rate feedback information is listed in the following steps. 1. Set single buffer mode for the endpoint in use; 2. Set INTPT bit of the IN CSR; 3. Load interrupt status information and set SET_IN_BUF_RDY bit in the IN CSR; 4. Repeat step 3 for all subsequent interrupt status updates. When an interrupt endpoint is used for rate feedback, the device always has data to send back to the host, even if the data conveys that everything is ‘fine’. Therefore, the device never NAKs an IN token from the host. The device always sends out the data in the FIFO in response to an IN token regardless of the IN buffer status bits.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 79 of 264
M30245 Group
Universal Serial Bus
USB Special Function Registers The MCU controls USB operation through the use of special function registers. Some USB-related special function registers have a mix of read/write, read only, and write only register bits. Additionally, the bits may be configured to allow the user to write only "0" or "1" to individual bits. • When accessing these registers, writing "0" to a register that can only be set to "1" by the CPU has no effect on that register bit. • Writing "1" to a register that can only be set to "0" by the CPU has no effect on that register bit. All USB SFRs, with the exceptions of Endpoint FIFO data registers, USBAD, and USBC can be accessed by word or by byte at an even or odd address. Endpoint FIFO Data Registers can be accessed by either word or by byte at even addresses only. The contents of all USB Special Functions Registers, including USB Attach/Detach and USB Control, are preserved after a software reset. USB Attach/Detach Register The USB Attach / Detach Register is shown in Figure 1.44. The register is used to attach and detach the USB function from a USB host without physically disconnecting the USB cable. This functionality is enabled by setting P90_SECOND to a "1". Doing this forces P90 to operate as a pull-up for D+ (through an external 1.5k ohm resistor). The port driver is tri-stated and a "1" is always read from the port bit in this mode. When the ATTACH/DETACH bit is a "1" (and P90_SECOND is a "1"), P90 is driven with the voltage on UVcc, causing D+ to be pulled up and the host to detect an attach. When the ATTACH/DETACH bit is a "0" (and P90_SECOND is a "1"), P90 is tri-stated, causing D+ to be pulled down (through the cable and 15k ohm resistor on the host/hub side) and a detach to be registered by the host. A 1.5k ohm pull-up resistor must be connected externally from P90 to D+ when this functionality is used. When it is not used, the 1.5k ohm resistor should be placed between UVcc and D+. See "Vbus Detect" for information on the vbus detect enable bit.
USB Attach/Detach Register
b7 b6 b5 b4 b3 b2 b1 b0
0 00 00
Symbol USBAD Bit symbol P90-second Attach/ Detach Reserved Bit name Port 90-Second
Address 001F16
When reset 0016 Function RW
0 : Normal mode for Port 90 1 : Forces Port 90 to operate as pull up for D+. 0 : Tri-states, P90causing the host to detect a detach 1 : Drives P90 with voltage on UVcc, causing the host to detect an attach Must always be set to "0"
0 : Disabled 1 : Enabled
Attach/Detach
VBDT
Vbus detect enable
Figure 1.44. USB Attach/Detach register (USBAD)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 80 of 264
M30245 Group
Universal Serial Bus
USB Control Register The USB Control Register, shown in Figure 1.45, is used to control the USB FCU. This register is not reset by USB reset signaling. After the USB is enabled (USBC7 set to "1"), a minimum delay of 250ns (three 12 MHz clock periods) is needed before performing any other USB register read/write operations. • USBC5 (USB Clock Enable): The USB clock enable bit is used to enable or disable the USB clock (fUSB). This clock is derived from the Frequency Synthesizer and is required for USB operation. • USBC6 (SOF port select): The SOF port select bit enables or disables outputting a SOF signal on the P92/SOF pin. When this bit is set to "1", an active low pulse is output each time a start of frame packet is detected on the USB. The output pulse width is 166ns (two 12MHz USB clock cycles). • USBC7 (USB Enable): The USB enable bit is used to enable or disable the USB block. Make sure the USB clock is enabled before setting this bit to "1".
USB Control register
b7 b6 b5 b4 b3 b2 b1 b0
00000
Symbol USBC
Address 000C16
When reset 0016
Bit Symbol Reserved USBC5
Bit Name
Function
Must always be set to "0"
RW OO
OO
USB clock enable bit
0 : Disable 1 : Enable 0 : Disable (Note 1) 1 : Enable 0 : Disable (Note 2) 1 : Enable
USBC6
USB SOF port select bit
OO
USBC7
USB enable bit
OO
Note 1: P92 is used as GPI/O pin. Note 2: All USB internal registers are held at their default values.
Figure 1.45. USB Control register (USBC)
USB Function Address Register The USB Function Address Register, shown in Figure 1.46, maintains the 7-bit USB address assigned by the host. The USB FCU uses this register value to decode USB token packet addresses. At reset, when the device is not yet configured, the value is 0016. (For the procedures on how to update this register, refer to Application Notes USB Consecutive Set Address)
USB Function Address register
(b15) b7 (b8) b0 b7 b0
000000000
Symbol USBA Bit Symbol FUNAD6-0 Reserved
Address 028016 Bit Name Function address Function
When reset 000016 RW OO OO
7-bit programmable function address Must always be "0"
Figure 1.46. USB Function Address register (USBA)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 81 of 264
M30245 Group
Universal Serial Bus
Power Management Register The USB Power Management Register, shown in Figure 1.47, is used for power management in the USB FCU. SUSPEND State Flag: When the USB FCU does not detect any bus activity on D+/D- (in the J-state) for at least 3ms, it updates the Suspend State Flag and generates an interrupt. This flag is cleared when active signaling from the host is detected on D+/D- (The USB FCU generates a resume interrupt), or the CPU sets the Remote Wake-up Bit while in suspend state and it is subsequently cleared by the CPU. If the USB clock was disabled during the suspend state, the SUSPEND state flag is not cleared until after the USB clock is re-enabled. WAKEUP Control Bit: The CPU writes a "1" to the WAKEUP Control Bit for remote wake-up. While this bit is set and the USB FCU is in suspend mode, resume signaling is sent to the host. The CPU must keep this bit set for a minimum of 1ms and a maximum of 15ms before writing a "0" to this bit.
USB Power Management register
(b15) b7 (b8) b0 b7 b0
00000000000000
Symbol USBPM
Bit Symbol Bit Name
Address 028216
Function
When reset 000016
RW
SUSPEND WAKEUP Reserved
Suspend state flag Remote wakeup
0 : Not in suspend state 1 : In suspend state 0 : End remote wakeup signal 1 : Remote wakeup signaling if SUSPEND="1"
Must always be "0"
OO
Note
OO
OO
Note: Read only
Figure 1.47. USB Power Management register (USBPM)
USB Function Interrupt Status Register USB Function Interrupt Status register, shown in Figure 1.48, is used to indicate the condition that caused a USB function interrupt to the CPU. A "1" indicates the corresponding condition caused an interrupt. INTST0, INITST2, INTST4 or INTST6 is set to "1" by the USB FCU when: • The endpoint is enabled from a disabled state; • A data set is successfully sent; • A hardware autoflush takes place or the CPU writes "1" to INxCSR6 (FLUSH) if there are one or two data sets in the buffer. This causes the EP1-4 IN buffer status flag to change states. INTST1, INTST3, INTST5 or INTST7 is set to "1" by the USB FCU when: • A data set is successfully received. INTST8 is an Error Interrupt Status flag, which indicates that an error has been encountered at any endpoint. This flag is set to "1" by the USB FCU when: • EP0CSR4 (FORCE_STALL) flag is set; • EP0CSR5 (SETUP_END) flag is set; • INxCSR2 (UNDER_RUN) flag is set on any EP1-4 IN endpoint; • OUTxCSR2 (OVER_RUN) flag is set on any EP1-4 OUT endpoint; • OUTxCSR3 (FORCE_STALL) flag is set on any EP1-4OUT endpoint;
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 82 of 264
M30245 Group
Universal Serial Bus
USB Interrupt Status register
(b15) b7 (b8) b0 b7 b0
0000000
Symbol USBIS Bit Symbol INTST0 INTST1 INTST2 INTST3 INTST4 INTST5 INTST6 INTST7 INTST8 Reserved
Address 028416 Bit Name EP1 IN interrupt status flag EP1 OUT interrupt status flag EP2 IN interrupt status flag EP2 OUT interrupt status flag EP3 IN interrupt status flag EP3 OUT interrupt status flag EP4 IN interrupt status flag EP4 OUT interrupt status flag Error interrupt status flag
When reset 000016 Function 0 : No interrupt request 1 : Interrupt request issued RW OX
Must always be "0"
OX
Figure 1.48. USB Interrupt Status register (USBIS)
USB Function Interrupt Clear Register The USB Function Interrupt Clear register, shown in Figure 1.49, is used by the CPU to clear the USB Function Interrupt Status bits. The CPU writes a "1" to clear a corresponding USB Function Interrupt Status flag.
USB Interrupt Clear register
(b15) b7 (b8) b0 b7 b0
0000000
Symbol USBIC
Address 028616
When reset 000016
Bit Symbol
INTCL0 INTCL1 INTCL2 INTCL3 INTCL4 INTCL5 INTCL6 INTCL7 INTCL8 Reserved Note: Always read "0"
Bit Name
Clear EP1 IN interrupt status flag Clear EP1 OUT interrupt status flag Clear EP2 IN interrupt status flag Clear EP2 OUT interrupt status flag Clear EP3 IN interrupt status flag Clear EP3 OUT interrupt status flag Clear EP4 IN interrupt status flag Clear EP4 OUT interrupt status flag Clear error interrupt status flag
Function
0 : No action 1 : Clear interrupt status flag
RW
XO
Note
Must always be "0"
XO
Figure 1.49. USB Interrupt Clear register (USBIC)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 83 of 264
M30245 Group
Universal Serial Bus
USB Function Interrupt Enable Register The USB Function Interrupt Enable register, shown in Figure 1.50 is used to enable the corresponding interrupt status conditions that can generate a USB Function interrupt. When the bit of a corresponding interrupt condition is "0", it does not generate a USB function interrupt. When the bit is a "1", it can generate a USB Function interrupt.
USB Interrupt Enable register
(b15) b7 (b8) b0 b7 b0
0000000
Symbol USBIE
Address 028816
When reset 01FF16
Bit Symbol
INTEN0 INTEN1 INTEN2 INTEN3 INTEN4 INTEN5 INTEN6 INTEN7 INTEN8 Reserved
Bit Name
EP1 IN interrupt enable bit EP1 OUT interrupt enable bit EP2 IN interrupt enable bit EP2 OUT interrupt enable bit EP3 IN interrupt enable bit EP3 OUT interrupt enable bit EP4 IN interrupt enable bit EP4 OUT interrupt enable bit Error interrupt enable bit
Function
0 : Disabled 1 : Enabled
RW
OO
Must always be "0"
OO
Figure 1.50. USB Interrupt Enable (USBIE)
USB Frame Number Register The USB Frame Number Register, shown in Figure 1.51, contains the 11-bit frame number received from the host.
USB Frame Number register
(b15) b7 (b8) b0 b7 b0
00000
Symbol USBFN
Address 028A16
When reset 000016
Bit Symbol
FN10-0 Reserved
Bit Name
Frame number bit 0-10
Function
11-bit frame number issued with an SOF packet
RW
OX
Must always be "0"
OX
Figure 1.51. USB Frame Number register (USBFN)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 84 of 264
M30245 Group
Universal Serial Bus
USB ISO Control Register The USB ISO Control Register, shown in Figure 1.52, contains the isochronous data transfer control and status information. • ISO_UPD The ISO_UPD bit is a global bit for endpoints 1-4 and works with IN isochronous pipes only. When ISO_UPD = "0", a data packet in an endpoints IN buffer is always 'ready to transmit' when it receives the next IN token from the host (with matched address and endpoint number), if the CPU writes "1" to the corresponding endpoint's SET_IN_BUF_RDY bit, or in AUTO_SET case, a data packet equal to EPx's MAXP value has been written to the FIFO. When ISO_UPD = "1" and the ISO bit of the corresponding endpoint's IN CSR is set, the internal 'ready to transmit' signal to the transmit control logic is not activated when the CPU writes "1" to the corresponding endpoint's SET_IN_BUF_RDY bit, or in the AUTO_SET case, a data packet equal to EPx's MAXP value has been written to the FIFO. Instead it is activated when the next SOF is received, thus the data loaded in frame n is transmitted out in frame n+1. • AUTO_FL When AUTO_FL = "1", ISO_UPD = "1", IN endpoint's ISO bit is set, and the IN endpoint's IN_BUF_STS1 & IN_BUF_STS0 are "1"s at the time the USB FCU detects a SOF (from the host or from artificial SOF), it automatically flushes the oldest packet from the IN buffer. In this case, IN_BUF_STS1 & IN_BUF_STS0 are "1"s and indicate that two data packets are in the IN buffer. Double buffering is required for ISO transfer. •ART_SOF_ENA An artificial SOF function enable bit. • ART_SOF_SET Artificial SOF function status flag. When this flag is "1", it indicates that an artificial SOF will be generated by the device because of a missing or corrupt SOF packet (when the SOF enable bit is set to "1"). A corrupt SOF packet is any SOF having an error in its 8-bit Pakcet ID (PID) field. • CLR_ART_SOF The CPU writes "1" to this bit to clear the ART_SOF_SET flag.
USB ISO Control register
(b15) b7 (b8) b0 b7 b0
00000000000
Symbol USBISOC
Address 028C16
When reset 000016
Bit Symbol
AUTO_FL
Bit Name
Auto flush
Function
0 : Hardware auto flush disabled 1 : Hardware auto flush enabled 0 : ISO update disabled 1 : ISO update enabled 0 : Artificial SOF disabled 1 : Artificial SOF enabled
RW
OO
ISO_UPD
ISO Update
OO
ART_SOF_ENA Artificial SOF enable
OO
ART_SOF_SET Artificial SOF set flag
0 : Not generated by device (Note 1) OX 1 : Generated by the device 0 : No action (Note 2) 1 : Clear ART_SOF_SET flag Must always be set to "0" OO OO
CLR_ART_SOF Clear artificial SOF set flag
Reserved Note 1: Read only Note 2: Always read "0"
Figure 1.52. USB ISO Control register (USBISOC)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 85 of 264
M30245 Group
Universal Serial Bus
USB Endpoint Enable Register The USB Endpoint Enable Register, shown in Figure 1.53, is used to enable/disable an individual endpoint. EP0 is always enabled and cannot be disabled by firmware. All endpoints are disabled after reset.
USB Endpoint Enable register
(b15) b7 (b8) b0 b7 b0
00000000
Symbol USBEPEN
Address 028E16
When reset 000016
Bit Symbol
EP1_OUT EP1_IN EP2_OUT EP2_IN EP3_OUT EP3_IN EP4_OUT EP4_IN Reserved
Bit Name
EP1 OUT enable EP1 IN enable EP2 OUT enable EP2 IN enable EP3 OUT enable EP3 IN enable EP4 OUT enable EP4 IN enable
Function
0 : Disabled 1 : Enabled
RW
OO
Must always be "0"
OO
Figure 1.53. USB Endpoint Enable register (USBEPEN)
USB DMAx Request Register (x = 0 to 3) The USB DMAx Request Register, shown in Figure 1.54, selects which USB EPx FIFO read/write requests are used as the DMAC channels 0 to 3 request source. Each USB DMAx Request Registers should have only one bit set at any given time. When multiple bits are set, no request is selected.
USB DMAx Request registers
(b15) b7 (b8) b0 b7 b0
000000
Symbol USBDMAx (x=0 to 3)
Address 029016, 029216, 029416, 029616
When reset 000016
Bit Symbol
DMAxRO DMAxR1 DMAxR2 DMAxR3 DMAxR4 DMAxR5 DMAxR6 DMAxR7 DMAxR8 DMAxR9 Reserved
Bit Name
EP0 IN FIFO write request select bit EP1 IN FIFO write request select bit EP2 IN FIFO write request select bit EP3 IN FIFO write request select bit EP4 IN FIFO write request select bit EP0 OUT FIFO read request select bit EP1 OUT FIFO read request select bit EP2 OUT FIFO read request select bit EP3 OUT FIFO read request select bit EP4 OUT FIFO read request select bit
Function
0 : Not selected 1 : Selected
RW
OO
Must always be "0"
OO
Figure 1.54. USB DMAx Request register (x=0 to 3)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 86 of 264
M30245 Group
Universal Serial Bus
USB Endpoint 0 CSR The Endpoint 0 CSR (Control & Status register), shown in Figure 1.55, contains the control and status information for EP0. • EP0CSR0 (OUT_BUF_RDY): A status flag, "1" indicates a SETUP packet or an OUT data set is in the OUT buffer, ready for the CPU to unload. During the data phase, if noncontinuous mode is set, the OUT_BUF_RDY bit is "1" when: • A data packet is received from the host During the data phase, if continuous mode is set, the OUT_BUF_RDY bit is "1" when: • A data set equal to 128 bytes is received from the host • A short packet is received from the host • A control write status phase has started with pending OUT data packets in the buffer. • EP0CSR1 (IN_BUF_RDY): A status flag, "1" indicates a data set is in the IN buffer, ready for transmission. The USB FCU clears this bit after the data set is successfully transmitted to the host, or the EP0CSR5 (SETUP_END) bit is set. • EP0CSR2 (SETUP): A status flag, "1" indicates a SETUP packet has been received. The SETUP Flag is a subset of the OUT_BUF_RDY flag. • EP0CSR3 (DATA_END): A status flag, "1" indicates the CPU sets the DATA_END bit. The USB FCU clears this flag after the status phase has started or a new SETUP is received. This flag is a maskable flag. If DATA_END Flag Mask is a "1" (default), this DATA_END flag is always a "0" and no EP0 interrupt is caused by the DATA_END flag being cleared. • EP0CSR4 (FORCE_STALL): A status flag, "1" indicates a protocol error when one of the following occurs: • Host sends an IN token in the absence of a SETUP stage • Host sends a bad data toggle in the STATUS stage, (i.e. DATA0 is used) • Host sends a bad data toggle in the SETUP stage, (i.e. DATA1 is used) • Host requests more data than specified in the SETUP state, (i.e. IN token comes after DATA_END bit is set) • Host sends more data than specified in the SETUP state, (i.e. OUT token comes after DATA_END bit is set) • Host sends a larger data packet than the MAXP size All of the conditions stated (except bad data toggle in the SETUP stage) cause the device to send a STALL handshake for the current IN/OUT transaction. For the bad data toggle in the SETUP stage, the device sends ACK for the SETUP stage and then sends STALL for the next IN/OUT transaction. A STALL handshake caused by the above conditions lasts for one transaction and terminates the ongoing control transfer. Any packet after the STALL handshake will be seen as the beginning of a new control transfer.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 87 of 264
M30245 Group
Universal Serial Bus
• EP0CSR5 (SETUP_END): A status flag, "1" indicates a premature completion of a control transfer when one of the following events occurs: • A control transfer ends before the specific length of data is transferred during the data phase (status phase starts before DATA_END bit is set) • A new SETUP is received before successfully completing the status phase of the previous control transfer. •EP0CSR6(CLR_OUT_BUF_RDY): The CPU writes a "1" to this bit after unloading a data set from the buffer. Writing a "1" to this bit clears the OUT_BUF_RDY status flag. • EP0CSR7 (SET_IN_BUF_RDY): The CPU writes a "1" to this bit after loading a data set to the buffer. Writing a "1" to this bit sets the IN_BUF_RDY status flag. • EP0CSR8 (CLR_SETUP): The CPU writes a "1" to this bit to clear the SETUP status flag. • EP0CSR9 (SET_DATA_END): The CPU writes a "1" to this bit when it writes (IN data phase) the last data packet to the buffer or reads (OUT data phase) the last data packet from the buffer. The CPU sets this bit at the same time (using the same instruction) as it sets the CLR_OUT_BUF_RDY bit or sets the SET_IN_BUF_RDY bit for the last data set. Writing a "1" to this bit sets the DATA_END status flag. • EP0CSR10 (CLR_FORCE_STALL): The CPU writes a "1" to this bit to clear the FORCE_STALL status flag. • EP0CSR11 (CLR_SETUP_END): The CPU writes a "1" to this bit to clear the SETUP_END status flag. • EP0CSR12 (SEND_STALL): The CPU writes a "1" to this bit when it decodes an invalid or unsupported request from the host. The CPU should only write a "1" to this bit at the same time it writes a "1" to EP0CSR6 (CLR_OUT_BUF_RDY). When this bit is a "1", the USB FCU returns STALL handshakes for all subsequent IN/OUT transactions. The CPU writes a "0" to clear it after it receives a new SETUP packet. It is up to the firmware to decide what SETUP packet should lead the clearing of the SEND_STALL bit. • EP0CSR13 (DATA_END_MASK): This bit is for the CPU to mask or unmask the clearing of DATA_END as an EP0 interrupt source - default is masked (clearing of DATA_END does not cause an EP0 interrupt).
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 88 of 264
M30245 Group
Universal Serial Bus
USB Endpoint x OUT Control and Status register
(b15) b7 (b8) b0 b7 b0
00
Symbol EPxOCS (x = 1 - 4)
Address 02B616, 02BE16, 02C616, 02CE16
When reset 000016
Bit Symbol
OUTxCSR0 OUTxCSR1
Bit Name
Bit1 0 0 1 1
Function
RW
OX
OUT_BUF_STS0 flag These two bits indicate the EPx OUT buffer status: OUT_BUF_STS1 flag
Bit0 0 : No data set in the OUT buffer 1 : Single buffer mode: N/A Double buffer mode: N/A OX 0 : Single buffer mode: N/A Double buffer mode: one data set in the OUT buffer 1 : Single buffer mode: one data set in the OUT buffer Double buffer mode: two data sets in the OUT buffer
OUTxCSR2
OVER-RUN flag
0 : No over run detected 1 : Over run detected 0 : No packet size larger than MAXP violation detected 1 : Packet size larger than MAXP violation detected 0 : No data error detected 1 : Data error detected
OX
OUTxCSR3 OUTxCSR4 OUTxCSR5
FORCE_STALL flag DATA_ERR flag
OX OX OO
Note
CLR_OUT_BUF_RDY 0 : No action
1 : Data set unloaded from the OUT buffer (updates status flags)
OUTxCSR6 OUTxCSR7
CLR_OVER_RUN
0 : No action 1 : Clears OVER_RUN flag
OO
Note
CLR_FORCE_STALL 0 : No action
1 : Clears FORCE_STALL flag 0 : No action 1 : Clears DATA_ERR flag 0 : No action 1 : Initialize the next data PID as a DATA0 for reception 0 : No action 1 : Flush out one data set 0 : Select non-isochronous endpoint 1 : Select isochronous endpoint 0 : No STALL by CPU 1 : STALL by CPU 0 : AUTO_CLR disabled 1 : AUTO_CLR enabled Must always be set to "0"
OO
Note
OUTxCSR8 OUTxCSR9
CLR_DATA_ERR TOGGLE_INIT
OO
Note
OO
Note
OUTxCSR10 FLUSH
OO
Note
OUTxCSR11 ISO OUTxCSR12 SEND_STALL
OO OO
OUTxCSR13 AUTO_CLR Reserved
OO OO
Note: Always read a "0" when writing to this bit
Figure 1.55. USB Endpoint 0 Control and Status register (EP0CS)
USB Endpoint 0 MAXP Register The USB Endpoint 0 MAXP Register, shown in Figure 1.56, indicates the maximum packet size (MAXP) of an EP0 IN/ OUT packet. The default value for EP0 MAXP is 8 bytes. It also contains the enable bits for Control write continuous transfer and control read continuous transfer.
USB Endpoint 0 MAXP register
(b15) b7 (b8) b0 b7 b0
0000000
Symbol EP0MP
Address 029A16
When reset 000816
Bit Symbol
EP0MP6-0
Bit Name
Maximum packet size
Function
RW
OO
WRT_CONT Control Write continuous transfer mode
0 : Disabled 1 : Enabled 0 : Disabled 1 : Enabled
OO
RD_CONT
Control Read continuous transfer mode
OO OO
Reserved
Must always be "0"
Figure 1.56. USB Endpoint 0 MAXP register (EP0MP)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 89 of 264
M30245 Group
Universal Serial Bus
USB Endpoint 0 WRT CNT Register The USB Endpoint 0 WRT CNT Register, shown in Figure 1.57, contains the number of bytes of the current data set in the OUT buffer. The USB FCU sets the value in the WRT_CNT Register after having successfully received a data set from the host. The CPU reads the register to determine the number of bytes to be read from the buffer. The WRT_CNT value does not decrement upon a CPU read from the FIFO Data Register. The WRT_CNT value is cleared when the CPU writes a "1" to the CLR_OUT_BUF_RDY bit of the EP0 CSR.
USB Endpoint 0 Write Count register
(b15) b7 (b8) b0 b7 b0
00000000
Symbol EP0WC
Address 029C16
When reset 000016
Bit Symbol
EP0WC7-0 Reserved
Bit Name
Receive byte count
Function
RW
OX
Must always be "0"
OO
Figure 1.57. USB Endpoint 0 write count register (EP0WC)
USB Endpoint x IN CSR (x = 1 to 4) The USB Endpoint x IN control status register, shown in Figure 1.58, contains control and status information of the respective IN EP 1-4. • INxCSR0 (IN_BUF_STS0) and INxCSR1 (IN_BUF_STS1): Two status flags, indicate the current status of the IN buffer. These two flags are "1"s after reset, and become "0"s when the respective endpoint is enabled from a disabled state. The buffer status flags get updated when one of the following events occurs: 1. The USB FCU successfully sends out a data set to the host. 2. The CPU loads a data set to the buffer (writes a "1" to SET_IN_BUF_RDY). 3. The CPU writes a "1" to the FLUSH bit or a hardware auto flush takes place. • INxCSR2 (UNDER_RUN): A status flag, "1" indicates an under run has occurred in an isochronous data transfer. The USB FCU updates this flag to a "1" at the beginning of an IN token if no data packet is in the buffer. • INxCSR3 (SET_IN_BUF_RDY): The CPU writes a "1" to this bit after loading a data set to the buffer. The CPU can only load data to the buffer and set this bit when INxCSR1 (IN_BUF_STS1) is a "0". •INxCSR4(CLR_UNDER_RUN): The CPU writes a "1" to this bit to clear the UNDER_RUN status flag. • INxCSR5 (TOGGLE_INIT): The CPU writes a "1" to this bit to initialize the data sequence, force the next packet’s data PID to a DATA0 for transmission. Setting the TOGGLE_INT bit also resets the FIFO read/write pointers. • INxCSR5 (TOGGLE_INIT): The CPU writes a "1" to this bit to initialize the data sequence, force the next packet’s data PID to a DATA0 for transmission. Setting the TOGGLE_INT bit also resets the FIFO read/write pointers.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 90 of 264
M30245 Group
Universal Serial Bus
• INxCSR6 (FLUSH): The CPU writes a "1" to this bit to flush the IN buffer. • When there is one data set in the IN buffer, a flush causes the IN buffer to be empty. • When there are two data sets in the IN buffer, a flush causes the older data set to be flushed out from the IN buffer. The USB FCU updates the buffer status bits the same way as a data set is transmitted to the host when it sees a FLUSH. Setting the FLUSH bit during transmission could produce unpredictable results. • INxCSR7 (INTPT): The CPU writes a "1" to this bit to initialize the endpoint as a rate feedback interrupt endpoint. • INxCSR8 (ISO): The CPU writes a "1" to this bit to set the endpoint as an isochronous data transfer endpoint. • INxCSR9 (SEND_STALL): The CPU writes a "1" to this bit when the endpoint is stalled (transmitter halt). The USB FCU returns STALL handshakes while this bit is set. The CPU writes a "0" to clear this bit, If the STALL condition no longer exists. • INxCSR10 (AUTO_SET): The CPU writes a "1" to this bit to enable the AUTO_SET function. AUTO_SET takes place only when a data packet that is equal to MAXP (or data set that is equal to BUF_SIZ, in continuous mode) is loaded to the buffer. See "IN (Transmit) FIFO" operation for details.
USB Endpoint x IN Control and Status register
(b15) b7 (b8) b0 b7 b0
00000
Symbol EPxICS (x = 1 - 4)
Address 029E16, 02A416, 02AA16, 02B016
When reset 000316
Bit Symbol
INxCSR0 INxCSR1
Bit Name
IN_BUF_STS0 flag IN_BUF_STS1 flag
Function
These two bits indicate the EPx IN buffer status Bit1 Bit0 0 0 : No data set in the IN buffer 0 1 : Single buffer mode: N/A Double buffer mode: one data set in the IN buffer 1 0 : Single buffer mode: N/A Double buffer mode: N/A 1 1 : Single buffer mode: one data set in the IN buffer Double buffer mode: two data sets in the IN buffer 0 : No underrun detected 1 : Underrun detected
RW
OX
OX
INxCSR2
UNDER-RUN flag
OX
INxCSR3
SET_IN_BUF_RDY
0 : No action OO 1 : Data set loaded to the IN buffer (updates IN buffer status flags) Note 0 : No action 1 : Clears UNDER_RUN flag 0 : No action 1 : Initialize the next data PID as a DATA0 for transmission 0 : No action 1 : Flush out one data set 0 : Select non-rate feedback interrupt transfer 1 : Select rate feedback interrupt transfer 0 : Select non-isochronous endpoint 1 : Select isochronous endpoint 0 : No STALL by CPU 1 : STALL by CPU 0 : AUTO_SET disabled 1 : AUTO_SET enabled Must always be set to "0"
INxCSR4
CLR_UNDER_RUN
OO
Note
INxCSR5
TOGGLE_INT
OO
Note
INxCSR6 INxCSR7
FLUSH INTPT
OO
Note
OO OO OO
INxCSR8
ISO
INxCSR9
SEND_STALL
INxCSR10 Reserved
AUTO_SET
OO OO
Note: Always read a "0"
Figure 1.58. USB Endpoint x IN Control & Status register (EPxICS)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 91 of 264
M30245 Group
Universal Serial Bus
USB Endpoint x IN MAXP Register (x = 1 to 4) The USB Endpoint x IN MAXP Register, shown in Figure 1.59, indicates the maximum packet size (MAXP) of EPx IN packet. The default values for all EPx IN MAXP are 0 bytes.
USB Endpoint x IN MAXP register
(b15) b7 (b8) b0 b7 b0
000000
Symbol EPxIMP ( x = 1 - 4)
Address 02A016, 02A616, 02AC16, 02B216
When reset 000016
Bit Symbol
IMAXP9-0 Reserved
Bit Name
Maximum packet size
Function
RW
OO
Must always be "0"
OO
Figure 1.59. USB Endpoint x IN MAXP register (EPxIMP)
USB Endpoint x IN FIFO configuration Register (x = 1 to 4) The USB Endpoint x IN FIFO Configuration Register, shown in Figure 1.60, is used to select various FIFO configurations. When the double buffer bit is set, the effective buffer size = 2 x BUF_SIZ. Therefore other EP FIFO buffer’s starting locations have to be 2 x BUF_SIZ apart. The user should ensure: • Buffer Starting Location + Buffer Size do not exceed the 3K byte boundary. • Endpoint buffers do not overlap with each other.
USB Endpoint x IN FIFO Configuration register
(b15) b7 (b8) b0 b7 b0
0000
Symbol EPxIFC (x = 1 - 4)
Address 02A216, 02A816, 02AE16, 02B416
When reset 000016
Bit Symbol
BUF_NUM
Bit Name
FIFO buffer start number
Function
RW
Select the starting number for the EPx IN FIFO (in units of 64 bytes) 000000 : buffer starting location = 0 OO 000001 : buffer starting location = 64 000010 : buffer starting location = 128 ...... 101111 : buffer starting location = 3008 (last starting number) Select the buffer size for the EPx IN FIFO (in units of 64 bytes) 0000 : buffer size = 64 0001 : buffer size = 128 0010 : buffer size = 192 ...... 1111 : buffer size = 1024 (largest buffer size) 0 : Disabled 1 : Enabled 0 : Disabled (Note) 1 : Enabled Must always be set to "0"
BUF_SIZ
FIFO buffer size
OO
DBL_BUF
Double buffer mode Continuous transfer mode
OO
OO OO
CONTINUE Reserved
Note: Valid for bulk transfer type only
Figure 1.60. USB Endpoint x IN FIFO Configuration register (EPxIFC)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 92 of 264
M30245 Group
Universal Serial Bus
USB Endpoint x OUT CSR (x = 1 to 4) The USB Endpoint x OUT CSR (Control and Status Register), shown in Figure 1.61, contains control and status information for the respective OUT EP 1-4. • OUTxCSR0 (OUT_BUF_STS0) and OUTxCSR1 (OUT_BUF_STS1): Two status flags, indicate the current status of the OUT buffer. The buffer status flags are updated when one of the following events occurs: 1. The USB FCU successfully receives a data set from the host. 2. The CPU unloads a data set from the buffer (writes a "1" to CLR_OUT_BUF_RDY). 3. The CPU writes a "1" to the FLUSH bit. • OUTxCSR2 (OVER_RUN): A status flag, "1" indicates an over run has occurred in an isochronous data transfer. The USB FCU updates this flag to a "1" at the beginning of an OUT token when two data packets are already present in the buffer. • OUTxCSR3 (FORCE_STALL): A status flag, "1" indicates that the USB FCU detected a Packet size larger than MAXP violation. The USB FCU returns a STALL as a handshake packet for the current transaction. • OUTxCSR4 (DATA_ERR): A status flag, "1" indicates a data error (bit stuffing or CRC error) has occurred in an OUT isochronous data packet. •OUTxCSR5(CLR_OUT_BUF_RDY): The CPU writes a "1" to this bit after unloading a data set from the buffer. The CPU can only unload data from the buffer and set this bit when OUTxCSR1 (OUT_BUF_STS1) is a "1". • OUTxCSR6 (CLR_OVER_RUN): The CPU writes a "1" to this bit to clear the OVER_RUN status flag. •OUTxCSR7(CLR_FORCE_STALL): The CPU writes a "1" to this bit to clear the FORCE_STALL status flag. • OUTxCSR8 (CLR_DATA_ERR): The CPU writes a "1" to this bit to clear the DATA_ERR status flag. • OUTxCSR9 (TOGGLE_INIT): The CPU writes a "1" to this bit to initialize the data sequence, and force the next packet’s data PID to a DATA0 for reception. • OUTxCSR10 (FLUSH): The CPU writes a "1" to this bit to flush the OUT buffer. This bit must only be set to a "1" when the OUT_BUF_STS1 flag is a "1". • When there is one data set in the OUT buffer, a flush causes the OUT buffer to be empty. • When there are two data sets in the OUT buffer, a flush causes the older packet to be flushed from the OUT buffer. The USB FCU updates the buffer status flags the same way as a data set is unloaded from the host when it sees a FLUSH. Setting the FLUSH bit during reception could produce unpredictable results.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 93 of 264
M30245 Group
Universal Serial Bus
• OUTxCSR11 (ISO): The CPU writes "1" to this bit to set the endpoint as an isochronous data transfer endpoint. • OUTxCSR12 (SEND_STALL): The CPU writes "1" to this bit when the endpoint is stalled (receiver halt). The USB FCU returns STALL handshakes while this bit is set. The CPU writes "0" to clear this bit, if the STALL condition no longer exists. • OUTxCSR13 (AUTO_CLR): The CPU writes "1" to this bit to enable the AUTO_CLR function. AUTO_CLR takes place when a data packet (or a data set, in continuous mode) is unloaded from the buffer, even if the data packet is less than MAXP (or data set is less than BUF_SIZ, in continuous mode). See "OUT (Receive) FIFO" operation for details.
USB Endpoint x OUT Control and Status register
(b15) b7 (b8) b0 b7 b0
00
Symbol EPxOCS (x = 1 - 4)
Address 02B616, 02BE16, 02C616, 02CE16
When reset 000016
Bit Symbol
OUTxCSR0 OUTxCSR1
Bit Name
Bit1 0 1 1
Function
RW
OX
OUT_BUF_STS0 flag These two bits indicate the EPx OUT buffer status: OUT_BUF_STS1 flag 0
Bit0 0 : No data set in the OUT buffer 1 : Single buffer mode: N/A Double buffer mode: N/A OX 0 : Single buffer mode: N/A Double buffer mode: one data set in the OUT buffer 1 : Single buffer mode: one data set in the OUT buffer Double buffer mode: two data sets in the OUT buffer
OUTxCSR2
OVER-RUN flag
0 : No over run detected 1 : Over run detected 0 : No packet size larger than MAXP violation detected 1 : Packet size larger than MAXP violation detected 0 : No data error detected 1 : Data error detected
OX
OUTxCSR3 OUTxCSR4 OUTxCSR5
FORCE_STALL flag DATA_ERR flag
OX OX OO
Note
CLR_OUT_BUF_RDY 0 : No action
1 : Data set unloaded from the OUT buffer (updates status flags)
OUTxCSR6 OUTxCSR7
CLR_OVER_RUN
0 : No action 1 : Clears OVER_RUN flag
OO
Note
CLR_FORCE_STALL 0 : No action
1 : Clears FORCE_STALL flag 0 : No action 1 : Clears DATA_ERR flag 0 : No action 1 : Initialize the next data PID as a DATA0 for reception 0 : No action 1 : Flush out one data set 0 : Select non-isochronous endpoint 1 : Select isochronous endpoint 0 : No STALL by CPU 1 : STALL by CPU 0 : AUTO_CLR disabled 1 : AUTO_CLR enabled Must always be set to "0"
OO
Note
OUTxCSR8 OUTxCSR9
CLR_DATA_ERR TOGGLE_INIT
OO
Note
OO
Note
OUTxCSR10 FLUSH
OO
Note
OUTxCSR11 ISO OUTxCSR12 SEND_STALL
OO OO
OUTxCSR13 AUTO_CLR Reserved
OO OO
Note: Always read a "0" when writing to this bit
Figure 1.61. USB Endpoint x OUT Control and Status register (EPxOCS)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 94 of 264
M30245 Group
Universal Serial Bus
USB Endpoint x OUT MAXP Register (x = 1 to 4) The USB Endpoint x OUT MAXP register, shown in Figure 1.62, indicates the maximum packet size (MAXP) of EPx OUT packet. The default values for all EPx OUT MAXP are 0 bytes.
USB Endpoint x OUT MAXP register
(b15) b7 (b8) b0 b7 b0
000000
Symbol EPxOMP (x = 1 - 4)
Address 02B816, 02C016, 02C816, 02D016
When reset 000016
Bit Symbol
OMAXP9-0 Reserved
Bit Name
Maximum packet size
Function
RW
OO
Must always be "0"
OO
Figure 1.62. USB Endpoint x OUT MAXP register (EPxOMP)
USB Endpoint x OUT WRT CNT Register (x = 1 to 4) The USB Endpoint x OUT WRT CNT Register, shown in Figure 1.63, contains the number of bytes of the current data set in the OUT buffer. The USB FCU sets the value in the WRT_CNT Register after having successfully received a data set from the host. The CPU reads the register to determine the number of bytes to be read from the buffer. The WRT_CNT value does not decrement upon a CPU read of the FIFO Data Register. The WRT_CNT value is cleared (in double buffer mode, the WRT_CNT value corresponding to the dataset being unloaded is cleared) when the CPU writes "1" to the CLR_OUT_BUF_RDY bit of the OUT CSR or in AUTO_CLR mode, when the data set is unloaded from the buffer.
USB Endpoint x OUT WRT CNT register
(b15) b7 (b8) b0 b7 b0
00000
Symbol EPxWC (x = 1 - 4)
Address 02BA16, 02C216, 02CA16, 02D216 Function
When reset 000016 RW OX
Bit Symbol WCNT10-0 Reserved
Bit Name Receive byte count
Must always be "0"
OO
Figure 1.63. USB Endpoint x OUT WRT CNT register (EPxWC)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 95 of 264
M30245 Group
Universal Serial Bus
USB Endpoint x OUT FIFO configuration Register (x = 1 to 4) The USB Endpoint x OUT FIFO Configuration Register, shown in Figure 1.64, is used to select various FIFO configurations. When double buffer bit is set, the effective buffer size = 2 x BUF_SIZ. Therefore other EP FIFO buffer's starting locations have to be 2 x BUF_SIZ apart. The user should ensure: • Buffer Starting Location + Buffer Size do not exceed the 3K byte boundary. • Endpoint buffers do not overlap with each other.
USB Endpoint x OUT FIFO Configuration register
(b15) b7 (b8) b0 b7 b0
0000
Symbol EPxOFC (x = 1 - 4)
Address 02BC16, 02C416, 02CC16, 02D416
When reset 000016
Bit Symbol
BUF_NUM
Bit Name
FIFO buffer start number
Function
Select the starting number for the EPx OUT FIFO (in units of 64 bytes) 000000 : buffer starting location = 0 000001 : buffer starting location = 64 000010 : buffer starting location = 128 ...... 101111 : buffer starting location = 3008 (last starting number) Select the buffer size for the EPx OUT FIFO (in units of 64 bytes) 0000 : buffer size = 64 0001 : buffer size = 128 0010 : buffer size = 192 ...... 1111 : buffer size = 1024 (largest buffer size) 0 : Disabled 1 : Enabled 0 : Disabled (Note) 1 : Enabled Must always be set to "0"
RW
OO
BUF_SIZ
FIFO buffer size
OO
DBL_BUF
Double buffer mode Continuous transfer mode
OO
OO OO
CONTINUE Reserved
Note: Valid for bulk transfer type only
Figure 1.64. USB Endpoint x OUT FIFO register (EPxOFC)
USB Endpoint x IN FIFO Data Registers (x = 0 to 4) The USB Endpoint x IN FIFO Data Registers, shown in Figure 1.65 are the USB IN (transmit) FIFO data registers. The CPU writes data to these registers for the respective Endpoint IN FIFO.
USB Endpoint x IN FIFO Data register
(b15) b7 (b8) b0 b7 b0
Symbol EPxI (x = 0 - 4)
Address 02E016, 02E416, 02E816, 02EC16, 02F016
Bit Name Function
When reset N/A
Bit Symbol
RW
DATA_15-0
EP0 IN FIFO Data
XO
Note 1: Data is undefined if this register is read. Note 2: Write only to this register with a Word command or a Byte command to the lower 8 bits. Do not write a byte of data to the upper 8 bits. (b8 - b15)
Figure 1.65. USB Endpoint x IN FIFO Data register (EPxI)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 96 of 264
M30245 Group
Universal Serial Bus
USB Endpoint x OUT FIFO Data Register (x = 0 to 4) The USB Endpoint x OUT FIFO Data Registers, shown in Figure 1.66 are the USB OUT (receive) FIFO data registers. The CPU reads data from these registers for the respective Endpoint OUT FIFO.
USB Endpoint x OUT FIFO Data register
(b15) b7 (b8) b0 b7 b0
Symbol EPxO (x = 0 - 4)
Address 02E216, 02E616, 02EA16, 02EE16, 02F216
Bit Name Function
When reset N/A
Bit Symbol
RW
DATA_15-0
EP0 OUT FIFO Data
OX
Note 1: Writing to this register might cause a system error. Note 2: Read only from this register with a Word command or a Byte command to the lower 8 bits. Do not read a byte of data from the upper 8 bits. (b8 - b15)
Figure 1.66. USB Endpoint x OUT FIFO Data register (EPxO)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 97 of 264
M30245 Group
Vbus Detect
Vbus Detect
The Vbus Detect function will detect when the USB host is powered-up during USB self-powered operation. Selfpowered operation means the microcontroller has a power source external to the USB. This type of connection requires the need to monitor when the USB host powers-up or powers-down. The other power mode, called Bus-powered mode, means the microcontroller is powered directly from the USB Vbus connection. This type of connection does not require the Vbus detect function because the microcontroller is actually powered from the USB so you know the USB host is already powered-up. The VbusDTCT pin is used for the Vbus detect function. When operating the USB in self-powered mode, connect the Vbus line from the USB connector to the VbusDTCT pin. The Vbus detect function can be enabled or disabled in the USB attach/detach register (bit 7 at address 001F16). Each time the USB host powers up or powers down, a Vbus detect interrupt will be generated. This interrupt can be enabled or disable using the Vbus detect interrupt control register (address 005C16). When a Vbus detect interrupt is received, the Vbus detect state bit located in the Port 9 data register (bit 1 at address 03F116) should be read to determine if the Vbus is powered up or not. Figure 1.67 is an example of the USB self-powered mode connection. Figure 1.68 shows the Vbus-related registers.
Vcc
Vbus D+
To USB circuitry
Vcc VbusDTCT D+ DVss M30245 UVcc
DGND
Note: Not all necessary components are shown.
Figure 1.67. USB self-powered mode connection example
Address
Register name
001F16 USB Attach/Detach register 005F16 Vbus detect interrupt control register 03F116 Port P9
~ ~ ~ ~
~ ~VBDIC ~ ~
P9
Acronym USBAD
Figure 1.68. Vbus-related memory map
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 98 of 264
M30245 Group
Vbus Detect
To avoid receiving a false Vbus detect interrupt at start-up, the Vbus detect should be enabled before enabling the Vbus detect interrupt. Use the following procedure when enabling the Vbus detect function: 1) Enable Vbus detect by setting the Vbus detect enable bit to "1" (bit 7 at address 001F16). 2) Clear the Vbus detect interrupt by setting the Vbus detect interrupt request bit to "0" (bit 3 at address 005C16). 3) Enable the Vbus detect interrupt by setting the Vbus detect interrupt priority level greater than "000" (bits 2-0 at address 005C16 ) Figure 1.69 shows the Vbus detect interrupt timing
5V 4V VbusDTCT 0V 1V
"1" Vbus detect enable bit
"0" Note 1 Note 2 Note 1
"1" Vbus detect interrupt request bit "0"
Cleared when interrupt request is accepted or cleared by software
Note 1: Maximum time from Vbus detection to when interrupt request bit is set is 1ms. Note 2: Maximum time from when setting Vbus detect enable bit to "1" to when interrupt requeset bit is set is 500us. Note 3. VbusDTCT guaranteed minimum pulse width accepted is 50us.
Figure 1.69. Vbus detect interrupt timing
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 99 of 264
M30245 Group
DMA
Direct memory access controller
This microcomputer has four DMAC (direct memory access controller) channels that allow data to be sent to memory without using the CPU. DMAC shares the same data bus with the CPU. The DMAC is given a higher right of using the bus than the CPU, which leads to working the cycle stealing method. On this account, the operation from the occurrence of a DMA transfer request signal to the completion of 1-word (16-bit) or 1-byte (8-bit) data transfer can be performed at high speed. Figure 1.70 shows the DMAC block diagram. Table 1.37 shows the DMAC specifications. Figure 1.71 to Figure 1.73 show the registers used by the DMAC. Either a write signal to the software DMA request bit or an interrupt request signal can be used as the DMA transfer request signal. But the DMA transfer is not affected by either the interrupt enable flag (I flag) or by the interrupt priority level. The DMA transfer doesn't affect any interrupts either. If the DMAC is active (the DMA enable bit is set to 1), data transfer starts every time a DMA transfer request signal occurs. If the cycle of the occurrences of DMA transfer request signals is higher than the DMA transfer cycle, there can be instances in which the number of transfer requests doesn't match the number of transfers. For details, see the description of the DMA request bit.
Address bus
DMA0 source pointer SAR0(20) (addresses 002216 to 002016) DMA0 destination pointer DAR0 (20)
(addresses 002616 to 002416)
DMA0 forward address pointer (20) (Note)
DMA1 source pointer SAR1 (20) (addresses 003216 to 003016) DMA1 destination pointer DAR1 (20)
(addresses 003616 to 003416) DMA0 transfer counter reload register TCR0 (16)
DMA1 forward address pointer (20) (Note)
(addresses 002916, 002816) DMA0 transfer counter TCR0 (16) DMA2 source pointer SAR2(20) (addresses 018216 to 018016)
DMA1 transfer counter reload register TCR1 (16)
DMA2 destination pointer DAR2 (20)
(addresses 018616 to 018416)
(addresses 003916, 003816) DMA1 transfer counter TCR1 (16)
DMA2 forward address pointer (20) (Note)
DMA2 transfer counter reload register TCR2 (16)
DMA3 source pointer SAR3 (20) (addresses 019216 to 019016) DMA3 destination pointer DAR3 (20)
(addresses 019616 to 019416)
(addresses 018916, 018816) DMA2 transfer counter TCR2 (16)
DMA3 transfer counter reload register TCR3 (16)
DMA3 forward address pointer (20) (Note)
(addresses 019916, 019816) DMA3 transfer counter TCR3 (16)
DMA latch high-order bits DMA latch low-order bits
Data bus low-order bits Data bus high-order bits
Note: Pointer is incremented by a DMA request.
F igure 1.70. DMAC block diagram
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 100 of 264
M30245 Group
DMA
Table 1.37. DMAC specifications
Item No. of channels 4 (cycle steal method)
Specification
Transfer memory space
From any address in the 1M bytes space to a fixed address From a fixed address to any address in the 1M bytes space From a fixed address to a fixed address (note that DMA related registers [002016 to 003F16 and 0180 16 to 019F16] cannot be accessed) 128K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers) Falling edge of INT0, INT1, INT2 or both edges Timer A0 to Timer A4 interrupt requests UART0-3 transfer and receive interrupt requests A/D conversion interrupt request Software triggers DM Atriggers Serial Sound Interface 0-1 transmit and receive interrupt USB triggers, selectable by endpoint High to low priority: DMA0, DMA1, DMA2, DMA3 8 bits or 16 bits Forward/fixed (forward direction cannot be specified for both source and destination simultaneously) Single transfer mode After the transfer counter underflows, the DMA enable bit is set to "0" and the DMAC becomes inactive Repeat transfer mode After the transfer counter underflows, the value of the transfer counter reload register is reloaded to the transfer counter. The DMAC remains active unless a "0" is written to the DMA enable bit. When an underflow occurs in transfer counter When the DMA enable bit is set to "1", the DMAC is active. When the DMAC is active, data transfer starts each time the DMA transfer request signal occurs. When the DMA enable bit is set to "0", the DMAC is inactive After the transfer counter underflows in single transfer mode. When data transfer starts immediately after turning DMAC active, or when the transfer counter underflows in repeat transfer mode, the value of the source pointer or destination pointer (whichever is specified for forward direction) is reloaded to the forward direction address pointer, and the value of the transfer counter reload register is reloaded to the transfer counter. Registers specified for forward direction transfer are always write enabled. Registers specified for fixed address transfer are write-enabled when the DMA enable bit is "0". Can be read at any time. However, when the DMA enable bit is "1", reading the register set-up as the forward register is the same as reading the value of the forward address pointer.
Maximum No. of bytes transferred
DMA request factors (Note)
Channel priority Transfer unit Transfer address direction
Transfer mode
DMA interrupt request generation timing Active
Inactive
Forward address pointer and reload timing for transfer counter
Writing to register
Reading the register
Note: DMA transfer is not effective to any interrupts. DMA transfer is not affected by the interrupt enable flag (I flag) or by the interrupt priority level.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 101 of 264
M30245 Group
DMA
DMA0 request cause select register (Note)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol DM0SL
Address 03B816
When reset 0016
Bit Symbol DSEL0
Bit Name
b4 b3 b2 b1 b0
Function
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 x 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 x 0 : Disabled 1 : INT0 (falling edge) 0 : INT0 (two edges) 1 : USB0 0 : Timer A0 1 : Timer A1 0 : Timer A2 1 : Timer A3 0 : Timer A4 1 : UART0 receive/ACK/SSI0 receive 0 : UART1 receive/ACK/SSI1 receive 1 : UART2 receive/ACK 0 : UART3 receive/ACK 1 : UART0 transmit/NACK/SSI0 transmit 0 : UART1 transmit/NACK/SSI1 transmit 1 : UART2 transmit/NACK 0 : UART3 transmit/NACK 1 : A/D 0 : Disabled 1 : DMA1 0 : DMA2 1 : DMA3 0 : Disabled 1 : Disabled x : Disabled
RW
OO
DSEL1
OO
DSEL2
DMA request cause select bits
OO
DSEL3
OO
DSEL4
OO
Nothing is assigned. Write "0" when writing to these bits. The value is "0" when read. DSR Software DMA request bit Software trigger is always enabled Write "1" to trigger DSR bit.
__
OO
Note: Software is always enabled.
DMA1 request cause select register (Note)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol DM1SL Bit Symbol DSEL0
Address 03BA16 Bit Name
b4 b3 b2 b1 b0
When reset 0016 Function
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 x 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 x 0 : Disabled 1 : INT1 (falling edge) 0 : INT1 (two edges) 1 : USB1 0 : Timer A0 1 : Timer A1 0 : Timer A2 1 : Timer A3 0 : Timer A4 1 : UART0 receive/ACK/SSI0 receive 0 : UART1 receive/ACK/SSI1 receive 1 : UART2 receive/ACK 0 : UART3 receive/ACK 1 : UART0 transmit/NACK/SSI0 transmit 0 : UART1 transmit/NACK/SSI1 transmit 1 : UART2 transmit/NACK 0 : UART3 transmit/NACK 1 : A/D 0 : DMA0 1 : Disabled 0 : DMA2 1 : DMA3 0 : Disabled 1 : Disabled x : Disabled
RW OO
DSEL1
OO
DSEL2
DMA request cause select bits
OO
DSEL3
OO
DSEL4
OO
Nothing is assigned. Write "0" when writing to these bits. The value is "0" when read. DSR Software DMA request bit Software trigger is always enabled Write "1" to trigger DSR bit.
__
OO
Note: Software is always enabled.
Figure 1.71. DMAC register (1)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 102 of 264
M30245 Group
DMA
DMA2 request cause select register (Note)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol DM2SL
Address 03B016
When reset 0016
Bit Symbol DSEL0
Bit Name
b4 b3 b2 b1 b0
Function
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 x 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 x 0 : Disabled 1 : INT2 (falling edge) 0 : INT2 (two edges) 1 : USB2 0 : Timer A0 1 : Timer A1 0 : Timer A2 1 : Timer A3 0 : Timer A4 1 : UART0 receive/ACK/SSI0 receive 0 : UART1 receive/ACK/SSI1 receive 1 : UART2 receive/ACK 0 : UART3 receive/ACK 1 : UART0 transmit/NACK/SSI0 transmit 0 : UART1 transmit/NACK/SSI1 transmit 1 : UART2 transmit/NACK 0 : UART3 transmit/NACK 1 : A/D 0 : DMA0 1 : DMA1 0 : Disabled 1 : DMA3 0 : Disabled 1 : Disabled x : Disabled
RW
OO
DSEL1
DMA request cause select bits
OO
DSEL2
OO
DSEL3
OO
DSEL4
OO
Nothing is assigned. Write "0" when writing to these bits. The value is "0" when read. DSR Software DMA request bit Software trigger is always enabled Write "1" to trigger DSR bit.
__
OO
Note: Software is always enabled.
DMA3 request cause select register (Note)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol DM3SL Bit Symbol DSEL0
Address 03B216 Bit Name
b4 b3 b2 b1 b0
When reset 0016 Function
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 x 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 x 0 : Disabled 1 : INT0 (falling edge) 0 : INT0 (two edges) 1 : USB3 0 : Timer A0 1 : Timer A1 0 : Timer A2 1 : Timer A3 0 : Timer A4 1 : UART0 receive/ACK/SSI0 recieve 0 : UART1 receive/ACK/SSI1 receive 1 : UART2 receive/ACK 0 : UART3 receive/ACK 1 : UART0 transmit/NACK/SSI0 transmit 0 : UART1 transmit/NACK/SSI1 transmit 1 : UART2 transmit/NACK 0 : UART3 transmit/NACK 1 : A/D 0 : DMA0 1 : DMA1 0 : DMA2 1 : Disabled 0 : Disabled 1 : Disabled x : Disabled
RW OO
DSEL1
OO
DSEL2
DMA request cause select bits
OO
DSEL3
OO
DSEL4
OO
Nothing is assigned. Write "0" when writing to these bits. The value is "0" when read. DSR Software DMA request bit Software trigger is always enabled Write "1" to trigger DSR bit.
__
OO
Note: Software is always enabled.
Figure 1.72. DMAC register (2)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 103 of 264
M30245 Group
DMA
DMAi control register
b7 b6 b5 b4 b3 b2 b1 b0
Symbol DMiCON (i=0-3) Bit Symbol DMBIT
Address 002C16, 003C16, 018C16, 019C16 Bit Name Transfer unit select bit 0 : 16 bits 1 : 8 bits
When reset 00000X002 Function RW OO OO OO
(Note 2)
DMASL
Repeat transfer mode select bit 0 : Single transfer 1 : Repeat transfer DMA request bit (Note 1) 0 : DMA not requested 1 : DMA requested 0 : Disabled 1 : Enabled
DMAS
DMAE
DMA enable bit
OO
DSD
Source address direction select 0 : Fixed 1 : Forward bit (Note 3) Destination address direction select bit (Note 3) 0 : Fixed 1 : Forward
OO OO
DAD
Nothing is assigned. Write "0" when writing to these bits. The value is "0" when read.
__
Note 1: DMA request can be cleared by resetting the bit. Note 2: This bit can only be set to "0". Note 3: Source address direction select bit and destination address direction select bit cannot be set to "1" simultaneously.
DMAi source pointer (i=0-3)
(b23) b7 (b19) b3 (b16)(b15) b0b7 (b8) b0 b7 b0
Symbol SAR0 SAR1 SAR2 SAR3
Address 002216 to 002016 003216 to 003016 018216 to 018016 019216 to 019016
When reset Indeterminate Indeterminate Indeterminate Indeterminate RW
Function Source pointer stores the source address
Transfer count specification 0000016 to FFFFF16
Nothing is assigned. Write "0" when writing to these bits. The value is "0" if read.
OO __
DMAi destination pointer (i=0-3)
(b23) b7 (b19) b3 (b16)(b15) b0b7 (b8) b0 b7 b0
Symbol DAR0 DAR1 DAR2 DAR3
Address 002616 to 002416 003616 to 003416 018616 to 018416 019616 to 019416
When reset Indeterminate Indeterminate Indeterminate Indeterminate RW
Function Destination pointer stores the destination address
Transfer count specification 0000016 to FFFFF16
Nothing is assigned. Write "0" when writing to these bits. The value is "0" if read.
OO __
DMAi transfer counter (i=0-3)
(b15) b7 (b8) b0 b7 b0
Symbol TCR0 TCR1 TCR2 TCR3 Function
Address 002916 to 002816 003916 to 003816 018916 to 018816 019916 to 019816
When reset Indeterminate Indeterminate Indeterminate Indeterminate RW
Transfer count specification 000016 to FFFF16
Transfer counter Set a value one less than the transfer count
OO
Figure 1.73. DMAC register (3)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 104 of 264
M30245 Group
DMA
Transfer modes
Single transfer mode DMA transfer occurs until the tranfer counter underflows. Afterward, the DMA becomes inactive. Repeat transfer mode The DMA remains active even after the transfer counter underflows. The transfer counter and forward direction address pointer are reloaded after each transfer counter underflow. The DMA becomes inactive when "0" is written to the DMA enable bit.
DMA enable bit
Setting the DMA enable bit to "1" makes the DMAC active. If data transfer starts immediately after the DMAC is turned active, the following operations are carried out: (1) Reloads the value of either the source pointer or the destination pointer - the one specified for the forward direction - to the forward direction address pointer. (2) Reloads the value of the transfer counter reload register to the transfer counter. Thus writing "1" to the DMA enable bit with the DMAC being active carries out the operations given above, so the DMAC operates again from the initial state at the instant "1" is written to the DMA enable bit.
DMA request bit
The DMAC can generate a DMA transfer request signal triggered by a factor chosen in advance out of DMA request causes for each channel (DMiSL registers). DMA request causes include the following. • Internal causes triggered by using the interrupt request signals from the built-in peripheral functions and software DMA request all controlled by software. • External causes effected by utilizing the input from external interrupt signals. For the selection of DMA request causes, see the descriptions of the DMAi request cause select registers. The DMA request bit turns to "1" if the DMA transfer request signal occurs regardless of the DMAC's state (regardless of whether the DMA enable bit is set "1" or to "0"). It turns to "0" immediately before data transfer starts. In addition, this bit can be set to "0" by software, but it cannot be set to "1". There can be instances in which a change in the DMA request cause selection bits causes the DMA request bit to turn to "1". Make sure to set the DMA request bit to "0" after the DMA request cause selection bits are changed. The DMA request bit turns to "1" if a DMA transfer request signal occurs, and turns to "0" immediately before data transfer starts. If the DMAC is active, data transfer starts immediately, so the value of the DMA request bit, if read by software, turns out to be "0" in most cases. To examine whether the DMAC is active, read the DMA enable bit. The timing changes of the DMA request bit are discussed in the following section.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 105 of 264
M30245 Group
DMA
Internal factors Except the DMA request factors triggered by software, the timing for the DMA request bit to turn to "1" due to an internal factor is the same as the timing for the interrupt request bit of the interrupt control register to turn to "1" due to several factors. Turning the DMA request bit to "1" due to an internal factor is timed to be effected immediately before the transfer starts. External factors An external factor is a DMA request caused from the INTi pin input edge ("i" reflects the DMAC channel used). Selecting the INTi pins as external factors using the DMA request factor selection bit causes input from these pins to become the DMA transfer request signals. The timing for the DMA request bit to turn to "1" when an external factor is selected synchronizes with the signal's edge applicable to the function specified by the DMA request factor selection bit (synchronizes with the trailing edge of the input signal to each INTi pin, for example). With an external factor selected, the DMA request bit is timed to turn to "0" immediately before data transfer starts similarly to the state in which an internal factor is selected.
Priorities of the channels and DMA transfer timing
If a DMA transfer request signal falls on a single sampling cycle (a sampling cycle means one period from the leading edge to the trailing edge of BCLK), the DMA request bits of applicable channels concurrently turn to "1". If the channels are active at that moment, DMA0 is given a high priority to start data transfer. When DMA0 finishes data transfer, it gives the bus right to the CPU. When the CPU finishes single bus access, then DMA1 starts data transfer and gives the bus right to the CPU. The DMA priority levels are: DMA0 > DMA1 > DMA2 > DMA3 Figure 1.74 is an example of DMA transfer effected by external factors when DMA0 and DMA1 requests occur in the same sampling cycle.
Example of DMA transmission that is carried out in minimum cycles at the time DMA transmission occur concurrently.
DMA0 DMA1 CPU INT0 DMA0 request bit INT1 DMA1 request bit
/////////// /////////// ///////////////// /////// //////////////
Bus control
Figure 1.74. An example of DMA transfer by external factors
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 106 of 264
M30245 Group
DMA
Transfer cycle
The transfer cycle consists of the bus cycle in which data is read from memory or from the SFR area (source read) and the bus cycle in which the data is written to memory or to the SFR area (destination write). The number of read and write bus cycles depends on the source and destination addresses. In memory expansion mode and microprocessor mode, the number of read and write bus cycles also depends on the level of the BYTE pin. Also, the bus cycle is longer when software waits are inserted. Effect of source and destination addresses When 16-bit data is transferred on a 16-bit data bus, and the source and destination both start at odd addresses, there are one more source read cycle and destination write cycle than when the source and destination both start at even addresses. Effect of BYTE pin level When transferring 16-bit data over an 8-bit data bus (BYTE pin = H") in memory expansion mode and microprocessor mode, the 16 bits of data are sent in two 8-bit blocks. Therefore, two bus cycles are required for reading the data and two are required for writing the data. Also, in contrast to when the CPU accesses internal memory, when the DMAC accesses internal memory (internal ROM, internal RAM, and SFR), these areas are accessed using the data size selected by the BYTE pin. Effect of software wait When the SFR area or a memory area with a software wait is accessed, the number of cycles is increased for the wait by 1 bus cycle. The length of the cycle is determined by BCLK. Figure 1.75 shows the example of the transfer cycles for a source read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating the transfer cycle, remember to apply the respective conditions to both the destination write cycle and the source read cycle. For example, if data is being transferred in 16-bit units on an 8-bit bus (2), two bus cycles are required for both the source read cycle and the destination write cycle. Transfer cycle calculations Any combination of even or odd transfer read and write addresses is possible. Table 1.38a shows the number of DMAC transfer cycles. Table 1.38b shows the Coefficient j,k. The number of DMAC transfer cycles calculation is: No. of transfer cycles per transfer unit = No. of read cycles x j + No. of write cycles x k
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 107 of 264
M30245 Group
DMA
(1) 8-bit transfers 16-bit transfers from even address and the source address is even.
BCLK Address bus RD WR Data bus
CPU use Source Destination CPU use Source Destination
Dummy cycle
CPU use
Dummy cycle
CPU use
(2) 16-bit transfers and the source address is odd Transferring 16-bit data on an 8-bit data bus (In this case, there are two destination write cycles)
BCLK Address bus RD WR Data bus
CPU use Source Source + 1 Destination CPU use Source Source + 1 Destination
Dummy cycle
CPU use
Dummy cycle
CPU use
(3) One wait is inserted into the source read under the conditions in (1)
BCLK Address bus RD WR Data bus
CPU use Source Destination CPU use Source Destination
Dummy cycle
CPU use
Dummy cycle
CPU use
(4) One wait is inserted into the source read under the conditions in (2) (When 16-bit data is transferred on an 8-bit data bus, there are two destination write cycles)
BCLK Address bus RD WR Data bus
CPU use Source Source + 1 Destination CPU use Source Source + 1 Destination
Dummy cycle
CPU use
Dummy cycle
CPU use
Note : The same timing changes occur with the respective conditions at the destination as at the source.
Figure 1.75. Example of the transfer cycles for a source read
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 108 of 264
M30245 Group
DMA
Table 1.38a. DMA transfer cycles
Single-chip mode Transfer unit Bus width Acces s address Even Odd Even Odd Even Odd Even Odd No. of read cycles 1 1 _ _ 1 2 _ _ No. of write cycles 1 1 _ _ 1 2 _ _
Memory expansion mode Microprocessor mode No. of read No. of write cycles cycles 1 1 1 1 1 2 2 2 1 1 1 1 1 2 2 2
8-bit transfers (DMBIT = "1")
16-bit (BYTE = "L") 8-bit (BYTE = "H") 16-bit (BYTE = "L") 8-bit (BYTE = "H")
16-bit transfers (DMBIT = "0")
T able 1.38b. Coefficient j,k
Internal memory Internal ROM/RAM j k 1 1 SFR area 2 2 no wait
External memory with wait (Note 1) 1 wait 1 2 2 2 2 waits 3 3 3 waits 4 4
Note 1: Depends on the value set in the CSE register.
Precautions
Writing to the DMAE bit in DMiCON register If the following conditions are met: The DMAE bit is set to "1" again while it is already set to "1" (DMAi is in active state). A DMA request may occur simultaneously when the DMAE bit is being written. Follow the steps below: Step 1: Write "1" to the DMAE bit and DMAS bit in DMiCON register simultaneously (Note 1). Step 2: Make sure that the DMAi is in an initial state (Note 2) in a program. If the DMAi is not in an initial state, the above steps should be repeated. Note 1: The DMAS bit remains unchanged even if "1" is written. However, if "0" is written to this bit, it is set to "0" (DMA not requested). In order to prevent the DMAS bit from being modified to "0", "1" should be written to the DMAS bit when "1" is written to the DMAE bit. In this way the state of the DMAS bit immediately before being written can be maintained. Similarly, when writing to the DMAE bit with a read-modify-write instruction, "1" should be written to the DMAS bit in order to maintain a DMA request which is generated during execution. Note 2: Read the TCRi register to verify whether the DMAi is in an initial state. If the read value is equal to a value which was written to the TCRi register before DMA transfer start, the DMAi is in an initial state. (If a DMA request occurs after writing to the DMAE bit, the value written to the TCRi register is "1".) If the read value is a value in the middle of a transfer, the DMAi is not in an initial state.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 109 of 264
M30245 Group
Timer A
Timer A
Except in event counter mode, Timers A0 through A4 all have the same function. Use the Timer Ai mode register (i = 0 to 4) bits 0 and 1 to choose the desired mode. Timer A has four operation modes listed as follows: • Timer mode: The timer counts an internal count source. • Event counter mode: The timer counts pulses from an external source or a timer over flow. • One-shot timer mode: The timer stops counting when the count reaches "000016". • Pulse width modulation (PWM) mode: The timer outputs pulses of a given width. Figure 1.76 and Figure 1.77 show block diagrams of Timer A. Figure 1.78 to Figure 1.80 show the Timer A-related registers.
Data bus high-order bits
Clock source selection
f1 f8 f32 fC32
Polarity selection
• Timer • One shot • PWM • Timer (gate function) • Event counter
Data bus low-order bits Low-order 8 bits Reload register (16) High-order 8 bits
Counter (16) Clock selection
Up count/down count Always count down except in event counter mode TAi Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Addresses 038716 038616 038916 038816 038B16 038A16 038D16 038C16 038F16 038E16 TAj Timer A4 Timer A0 Timer A1 Timer A2 Timer A3 TAk Timer A1 Timer A2 Timer A3 Timer A4 Timer A0
TAiIN (i = 0 to 4)
Count start flag
(Address 038016) Down count
TAj overflow
(j = i - 1. Note, however, that j = 4 when i = 0)
External trigger
Up/down flag
(Address 038416)
TAk overflow
(k = i + 1. Note, however, that k = 0 when i = 4)
TAiOUT
(i = 0 to 4)
Pulse output
Toggle flip-flop
Figure 1.76. Timer A block diagram (1)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 110 of 264
M30245 Group
Timer A
Clock prescaler XIN 1/8 1/4 f1 f8 f32 fC32 f1 f8 f32 XCIN Clock prescaler reset flag (bit 7 at address 038116) set to "1" 1/32 Reset fC32
• Timer mode • One-shot mode • PWM mode
Timer A0 interrupt TA0IN
Noise filter
Timer A0
• Event counter mode
• Timer mode • One-shot mode • PWM mode
Timer A1 interrupt Timer A1
TA1IN
Noise filter
• Event counter mode • Timer mode • One-shot mode • PWM mode
Timer A2 interrupt TA2IN
Noise filter
Timer A2
• Event counter mode
• Timer mode • One-shot mode • PWM mode
Timer A3 interrupt TA3IN
Noise filter
Timer A3
• Event counter mode • Timer mode • One-shot mode • PWM mode
Timer A4 interrupt TA4IN
Noise filter
Timer A4
• Event counter mode
Figure 1.77. Timer A block diagram (2)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 111 of 264
M30245 Group
Timer A
Timer Ai register (i = 0 to 4) (Note 1)
Symbol TA0 TA1 TA2 TA3 TA4 Address 038716, 038616, 038916, 038816, 038B16, 038A16, 038D16, 038C16, 038F16, 038E16 When reset Indeterminate Indeterminate Indeterminate Indeterminate Indeterminate
(b15 b7
b8) b0 b7
b0
Mode Timer mode Event counter mode One-shot timer mode 16-bit PWM
Function
16-bit counter (set to divide ratio) 16-bit counter (set to divide ratio) (Note 2) 16-bit counter (set to one-shot width) (Note 6) 16-bit PWM (set to PWM pulse "H" width) (Note 4, 7) Low-order bits: 8-bit prescaler (set to PWM period) (Notes 5, 7) High-order bits : 8-bit PWM (set to PWM pulse "H" width) (Notes 5, 7)
Values that can be set 000016 to FFFF16 000016 to FFFF16 000016 to FFFF16 (Note 3)
RW
OO
OO
XO
000016 to FFFF16
(Note 3)
XO
8-bit PWM
0016 to FE16 (Both high-order and low-order addresses) (Note 3)
XO
Note 1 : Read and write data in 16-bit units. Note 2 : Counts pulses from an external source or timer overflow. Note 3 : Use MOV instruction to write to this register. Note 4 : When setting value is n, PWM period and "H" width of PWM pulses are: PWM period : (216 - 1)/fi PWM pulse "H" width : n/fi Note 5 : When setting value of high-order address is n and setting value of loworder address is m, PWM period and "H" width of PWM pulse are: PWM period : (28 - 1) X (m + 1)/fi PWM pulse "H" width : (m + 1)n/fi Note 6 : When the Timer Ai register is set to "0000 16", the counter does not operate and the Timer Ai interrupt request is not generated. When the pulse is set to output, the pulse is not output from the TAiOUT pin. Note 7 : When the Timer Ai register is set to "0000 16", the pulse width modulator does not operate and the output level of the TAiOUT pin remains "L" level, therefore the Timer Ai interrupt request is not generated. This also occurs in the 8-bit pulse width modulator mode when the significant 8 high-order bits in the Timer Ai register are set to "0016".
Trigger select register
b7 b6 b5 b4 b3 b2 b1 b0
Symbol TRGSR Bit Symbol TA1TGL TA1TGH TA2TGL TA2TGH TA3TGL TA3TGH TA4TGL TA4TGH Bit Name
Address 038316
When reset 0016 Function RW OO OO OO OO
b1 b0
Timer A1 event/trigger select bit
0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1
0 : Input on TA1 IN is selected (Note) 1 : Invalid 0 : TA0 overflow is selected 1 : TA2 overflow is selected 0 : Input on TA2 IN is selected (Note) 1 : Invalid 0 : TA1 overflow is selected 1 : TA3 overflow is selected 0 : Input on TA3 IN is selected (Note) 1 : Invalid 0 : TA2 overflow is selected 1 : TA4 overflow is selected 0 : Input on TA4 IN is selected (Note) 1 : Invalid 0 : TA3 overflow is selected 1 : TA0 overflow is selected
b3 b2
Timer A2 event/trigger select bit
b5 b4
Timer A3 event/trigger select bit
OO OO OO OO
b7 b6
Timer A4 event/trigger select bit
Note: Set the corresponding port direction register to "0"
Figure 1.78. Timer A-related registers (1)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 112 of 264
M30245 Group
Timer A
Timer Ai mode register (i = 0 to 4)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol TAiMR (i=0 to 4) Bit Symbol TMOD0 TMOD1 MR0 MR1 MR2 MR3 TCK0 Count source select bit TCK1 Bit Name Operation mode select bit
Address 039616 to 039A16 Function
b1 b0
When reset 00000X002 RW OO OO OO OO
0 0 1 1
0 : Timer mode 1 : Event counter mode 0 : One-shot timer mode 1 : PWM mode
Function varies with each mode operation
OO OO
Function varies with each mode operation
OO OO
Count start flag
b7 b6 b5 b4 b3 b2 b1 b0
Symbol TABSR Bit Symbol TA0S TA1S TA2S TA3S TA4S Bit Name
Address 038016
When reset XXX0000016 Function 0 : Stops counting 1 : Starts counting RW OO OO OO OO OO __
Timer A0 count start flag Timer A1 count start flag Timer A2 count start flag Timer A3 count start flag Timer A4 count start flag
Nothing is assigned. Write "0" when writing to these bits. The value is indeterminate if read.
Clock prescaler reset flag
b7 b6 b5 b4 b3 b2 b1 b0
Symbol CPSRF Bit Symbol
Address 038116 Bit Name
When reset 0XXXXXXX 2 Function RW
Nothing is assigned. Write "0" when writing to these bits. The __ value is indeterminate if read. 0 : No effect Clock prescaler reset flag CPSR OO 1 : Reset (The value is "0" when read)
Figure 1.79. Timer A-related registers (2)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 113 of 264
M30245 Group
Timer A
Up/down flag (Note)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol UDF Bit Symbol TA0UD TA1UD TA2UD TA3UD TA4UD TA2P TA3P TA4P Bit Name
Address 038416
When reset 0016 Function 0 : Down count 1 : Up count
This specification becomes valid when the up/down flag content is selected for up/down switching cause
RW OO OO OO OO OO
Timer A0 up/down flag Timer A1 up/down flag Timer A2 up/down flag Timer A3 up/down flag Timer A4 up/down flag Timer A2 two-phase pulse signal processing select bit Timer A3 two-phase pulse signal processing select bit Timer A4 two-phase pulse signal processing select bit
0 : Disabled 1 : Enabled
When not using the two-phase pulse signal processing function, set the select bit to "0"
_O _O _O
Note : Use MOV instruction to write to this register
One-shot start flag
b7 b6 b5 b4 b3 b2 b1 b0
0
Symbol ONSF Bit Symbol TA0OS TA1OS TA2OS TA3OS TA4OS Reserved TA0TGL
Address 038216 Bit Name Timer A0 one-shot start flag Timer A1 one-shot start flag Timer A2 one-shot start flag Timer A3 one-shot start flag Timer A4 one-shot start flag
When reset 0016 Function 0 : Invalid 1 : Timer start (Note 1) RW OO OO OO OO OO Always set to "0"
b7 b6
OO
Timer A0 event/trigger select bit TA0TGH
0 0 1 1
0 : Input on TA0IN is selected (Notes 2, 3) O O 1 : Invalid 0 : TA4 overflow is selected OO 1 : TA1 overflow is selected
Note 1 : The value is "0" when read. Note 2 : Set the corresponding port direction register to "0". Note 3 : To start count in one-shot timer mode, do not use an extrenal trigger input.
Figure 1.80. Timer A-related register (3)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 114 of 264
M30245 Group
Timer A
Timer mode
In this mode, the timer counts an internally generated count source. Timer A in timer mode specifications are shown in Table 1.39. Figure 1.81 shows the Timer Ai mode register in timer mode.
Table 1.39. Timer mode specifications
Item Count source Count operation Divide ratio Count start condition Count stop condition Interrupt request generation timing TAiIN pin function TAiOUT pin function Read from timer f1, f8, f32, fc32
Specification • Down count • When the timer underflows, it loads the reload register contents before continuing counting 1/(n+1) n: Set value Count start flag is set (= 1) Count start flag is reset (= 0) When the timer underflows Programmable I/O port or gate input. Programmable I/O port or pulse output. Count value can be read out by reading Timer Ai register • When counting is stopped and a value is written to Timer Ai register, it is written to both the reload register and counter • Whencountingis in progressand avalue iswritten to Timer Ai register, itis written only to the reload register (to be transferred to counter at the next reload time) • Gate function-Counting can be started and stopped by TAiIN pin's input signal • Pulse output function-Each time the timer underflows, the TAiOUT pin's polarity isreversed
Write to timer
Select function
Timer Ai mode register (i = 0 to 4)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol TAiMR (i=0 to 4)
Address 039616 to 039A16
When reset 00000X002
Bit Symbol TMOD0
TMOD1 MR0
Bit Name Operation mode select bit
Pulse output function select bit
b1 b0
Function
RW
OO OO
0 0 : Timer mode 0 : Pulse is not output (TAiOUT pin is a normal port pin) 1 : Pulse is output (TAiOUT pin is a pulse output pin)
b4 b3
OO
MR1 Gate function select bit
MR2 MR3 TCK0 Count source select bit TCK1
0 X : Gate funciton not available OO (TAiIN pin is a normal port pin) (Note 1) 1 0 : Timer counts only when TAiIN pin is held "L" (Note 2) 1 1 : Timer counts only when TAiIN pin O O is held "H" (Note 2) OO 0 1 0 1 : f1 : f8 : f32 : fc32 OO OO
0 (Set to "0" in timer mode)
b7 b6
0 0 1 1
Note 1: X value can be "0" or "1" Note 2: Set the corresponding port direction register to "0".
Figure 1.81. Timer Ai mode register in timer mode
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 115 of 264
M30245 Group
Timer A
Event counter mode
In this mode, the timer counts an external signal or an internal timer’s overflow. Timers A0 and A1 can count a singlephase external signal. Timers A2, A3, and A4 can count a single-phase and a two-phase external signal. Table 1.40 lists timer specifications when counting a single-phase external signal. Table 1.41 lists timer specifications when counting a two-phase external signal. Figure 1.82 shows the Timer Ai mode register in event counter mode (excluding two-phase pulse signal processing). Figure 1.83 shows the Timer Ai mode register in event counter mode when using two-phase pulse signal processing.
Table 1.40. Event counter mode specifications (excluding two-phase pulse signal)
Item Count source
Specification • External signals input to TAiIN pin (effective edge can be selected by software) • TAj overflow • Up count or down count can be selected by external signal or software. • When the timer overflows or underflows, it reloads the reload register contents before counting continues. (Note) 1/(FFFF16 - n + 1) for up count 1/(n + 1) for down count Count start flag is set (= 1) Count start flag is reset (= 0) The timer overflows or underflows Programmable I/O port or count source input Programmable I/O port, pulse output, or up/down count select input. Count value can be read out by reading Timer Ai register • When counting is stopped and a value is written to Timer Ai register, it is written to both the reload register and counter • Whencountingis in progressand avalue iswritten to Timer Ai register, itis written only to the reload register (to be transferred to the counter at the next reload time) • Free-run count function Even when the timer overflows or underflows, the reload register content is not reloaded. • Pulse output function Each time the timer overflows or underflows, the TAiOUT pin's polarity is reversed n: Set value
Count operation
Divide ratio Count start condition Count stop condition Interrupt request generation timing TAiIN pin function TAiOUT pin function Read from timer
Write to timer
Select function
Note: This does not apply when the free-run function is selected
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 116 of 264
M30245 Group
Timer A
Table 1.41. Timer specifications in event counter mode (when processing two-phase pulse signal)
Item Count Source Count operation
Specification •Two-phase pulse signals input to TAiIN or TAiOUT pin •Up count or down count can be selected by two-phase pulse signal • When the timer overflows or underflows, the reload register content is loaded and the timer starts over again (Note 1) 1/ (FFFF16 - n + 1) for up count 1/ (n+1) for down count Count start flag is set (=1) Count start flag is reset (=0) Timer overflow or underflows Two-phase pulse input Two-phase pulse input Count value can be read out by reading Timer A2, A3, or A4 register •When counting is stopped and a value is written to Timer A2, A3, or A4 register, it is written to both the reload register and counter • When counting is in progress and a value is written to Timer A2, A3, or A4 register, it is written only to the reload register (to be transferred to the counter at the next reload time). • Normal processing operation (Timer A2 and A3) The timer counts up rising edges or counts down falling edges on the TAiIN pin when the input signal on the TAiOUT pin is "H" TAiOUT n: Set value
Divide ratio Count start condition Count stop condition Interrupt request generation timing TAiIN pin function TAiOUT pin function Read from timer
Writer to timer
TAiIN
(i=2,3)
Up count Up count Up count Down count Down count Down count
Select function (Note 2)
•Multiply-by-4 processing operation (Timer A3 and Timer A4) If the phase relationship is such that the TAiIN pin goes "H" when the input signal on the TAiOUT pin is "H", the timer counts up rising and falling edges on the TAiOUT and TAiIN pins. If the phase relationship is such that the TAiIN pin goes "L" when the input signal on the TAiOUT pin is "H", the timer counts down rising and falling edges on the TAiOUT and TAiIN pins.
TAiOUT
Count up all edges Count down all edges
TAiIN (i=3,4) Count up all edges Count down all edges
Note 1: This does not apply when the free-run function is selected. Note 2: Timer A3 is selectable. Timer A2 is fixed to normal processing operation and Timer A4 is fixed to multiply-by-4 operation.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 117 of 264
M30245 Group
Timer A
Timer Ai mode register (i = 0 to 4)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol TAiMR (i=0 to 4)
Address 039616 to 039A16
When reset 00000X002
Bit Symbol TMOD0
TMOD1
Bit Name Operation mode select bit
b1 b0
Function
RW
OO OO
0 1 : Event counter mode (Note 1) 0 : Pulse is not output (TAiOUT pin is a normal port pin) 1 : Pulse is output (TAiOUT pin is a pulse output pin)
MR0
Pulse output function select bit
OO
MR1 MR2 MR3 TCK0
Count polarity select bit (Note 2) Up/down switching cause select bit
0 : Counts external signals falling edges 1 : Counts external signals rising edges O O 0 : Up/down flag data 1 : TAiOUT pin's input signal (Note 3) OO OO OO
0 (Set to "0" in event counter mode) Count operation type select bit Two-phase pulse signal processing operation select bit (Note 4) 0 : Reload type 1 : Free-run type 0 (Set to "0" when not using two-phase pulse signal processing)
TCK1
OO
Note 1: Count source is selected by the event/trigger select bit (addresses 0382 , 038316) in 16 event counter mode. Note 2: This bit is valid only when counting an external signal. Note 3: Set the corresponding port direction register to "0". Note 4: This bit is valid for Timer A3 mode registers. Timer A2 is fixed to normal processing operation and Timer A4 is fixed to multiply-by-4 processing operation.
Figure 1.82. Timer Ai mode register in event counter mode (not using two-phase processing)
Timer Ai mode register (i = 0 to 4)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol TAiMR (i=0 to 4)
Address 039616 to 039A16
When reset 00000X002
Bit Symbol TMOD0
TMOD1
Bit Name
Function
RW
OO
Operation mode select bit
b1 b0
0 1 : Event counter mode (Note 1)
OO
MR0
Pulse output function select bit Count polarity select bit (Note 2) Up/down switching cause select bit
0 (Set to "0" when using two-phase pulse signal processing) 0 (Set to "0" when using two-phase pulse signal processing) 0 (Set to "1" when using two-phase pulse signal processing)
OO
MR1 MR2 MR3
OO OO OO OO
0 (Set to "0" in event counter mode) Count operation type select bit Two-phase pulse signal processing operation select bit (Notes 3, 4) 0 : Reload type 1 : Free-run type 0 : Normal processing operation 1 : Multiply-by-4 operation
TCK0
TCK1
OO
Note 1: Count source is selected by the event/trigger select bit (addresses 0382 , 038316) in 16 event counter mode. Note 2: This bit is valid only when counting an external signal. Note 3: This bit is valid for Timer A3 mode registers. Timer A2 is fixed to normal processing operation and Timer A4 is fixed to multiply-by-4 processing operation. Note 4: When performing two-phase pulse signal processing, make sure the two-phase pulse signal processing operation select bit (address 038416) is set to "1". Also be sure to always set the event/trigger select bit (address 0383 ) to "00". 16
Figure 1.83. Timer Ai mode register in event counter mode (using two-phase processing)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 118 of 264
M30245 Group
Timer A
One-shot timer mode
In this mode, the timer operates only once. Table 1.42 shows the timer specifications for Timer A in one-shot timer mode. When a trigger occurs, the timer starts counting down until it reaches 0000 16. Figure 1.84 shows the Timer Ai mode register in one-shot timer mode.
Table 1.42. Timer specifications in one-shot timer mode
Item Count source Count operation Divide ratio Count start condition f1, f8, f32, fc32
Specification
• The timer counts down • When the count reaches 000016, the timer stops counting after reloading a new count • If a trigger occurs when counting, the timer reloads a newcount and restarts counting 1/n n: Set value • An external trigger is input • The timer overflows • The one-shot flag is set (=1) • A new count is reloaded after the count has reached 000016 • The count start flag is reset (=0) The count reaches 000016 Programmable I/O port or trigger input. Programmable I/O port or pulse output. When Timer Ai register is read, the value is indeterminate. • When counting has stopped and a value is written to Timer Ai, it is also written to the reload register and counter. • When counting is in progress and a value is written to Timer Ai, it is written to only the reload register (Transferred to the counter at next reload time)
Count stop condition Interrupt request generation timing TAiIN pin function TAiOUT pin function Read from timer
Write to timer
Timer Ai mode register (i = 0 to 4)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol TAiMR (i=0 to 4)
Address 039616 to 039A16
When reset 00000X002
Bit Symbol TMOD0
TMOD1
Bit Name Operation mode select bit
b1 b0
Function
RW
OO OO
1 0 : One shot timer mode 0 : Pulse is not output (TAiOUT pin is a normal port pin) 1 : Pulse is output (TAiOUT pin is a pulse output pin) 0 : Falling edge of TAiIN input signal (Note 2) 1 : Rising edge of TAiIN input signal (Note 2) 0 : One-shot start flag is valid 1 : Selected by event/trigger select register
MR0
Pulse output function select bit
OO
MR1 MR2 MR3
External trigger select bit (Note 1) Trigger select bit
OO OO OO OO OO
0 (Set to "0" in one-shot timer mode)
b7 b6
TCK0 Count operation type select bit TCK1
0 0 1 1
0 : f1 1 : f8 0 : f32 1 : fc32
Note 1: Valid only when the TAiIN pin is selected by the event trigger select bit (addresses 038216, 038316). Note 2: Set the corresponding port direction register to "0".
Figure 1.84. Timer Ai mode register in one-shot timer mode
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 119 of 264
M30245 Group
Timer A
Pulse width modulation (PWM) mode
In this mode, the timer outputs pulses of a given width in succession. Table 1.43 shows the timer specification for Timer in pulse width modulation mode. In this mode, the counter functions as either a 16-bit pulse width modulator or an 8bit pulse width modulator. Figure 1.85 shows the Timer Ai mode register in pulse width modulation mode. Figure 1.86 shows an example of how a 16-bit pulse width modulator operates. Figure 1.87 shows an example of how an 8-bit pulse width modulator operates.
Table 1.43. Timer specifications in pulse width modulation mode
Item Count source Count operation f1, f8, f32, fc32
Specification
• The timer counts down (operating as an 8-bit or a 16-bit pulse width modulator) • The timer reloads a new count at a rising edge of the PWM pulse and continues counting • The timer is not affected by a trigger that occurs when counting • High level width • Cycle time (2 -1)/fi • High level width • Cycle time
16
16-bit PWM 8-bit PWM
n/fi fixed n X (m+1)/fi (28-1) X (m+1)/fi
n=Set value n: values set to Timer Ai register's high-order address m:values set to Timer Ai register's low-order address
Count start condition Count stop condition Interrupt request generation timing TAiIN pin function TAiOUT pin function Read from timer
• External trigger is input • The timer overflows • The count start flag is set (=1) The count start flag is reset (=0) PWM pulse goes "L" Programmable I/O port or trigger input Pulse output Two-phase pulse input. When Timer Ai is read, the value is indeterminate. • When counting has stopped and a value is written to Timer Ai, it is written to both the reload register and counter. • When counting is in progress and a value is written to Timer Ai, it is written to only the reload register (Transferred to the counter at next reload time)
Write to timer
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 120 of 264
M30245 Group
Timer A
Timer Ai mode register (i = 0 to 4)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol TAiMR (i=0 to 4)
Address 039616 to 039A16
When reset 00000X002
Bit Symbol TMOD0 TMOD1 MR0 MR1
Bit Name Operation mode select bit
b1 b0
Function
RW
OO OO OO OO
1 1 : Pulse width modulator (PWM) mode
1 ( Must always be "1" in PWM mode) External trigger select bit (Note 1) 0 : Falling edge of TAiIN input signal (Note 2) 1 : Rising edge of TAiIN input signal (Note 2) 0 : Count start flag is valid 1 : Selected by event/trigger select register 0 : Functions as a 16-bit PWM 1 : Functions as an 8-bit PWM
b7 b6
MR2
Trigger select bit
OO
MR3
16/8 PWM mode select bit Count operation type select bit
OO
TCK0 TCK1
0 0 1 1
0 : f1 1 : f8 0 : f32 1 : fc32
OO OO
Note 1: Valid only when the TAiIN pin is selected by the event trigger select bit (addresses 038216, 038316). Note 2: Set the corresponding port direction register to "0".
Figure 1.85. Timer Ai mode register in pulse width modulation mode
Condition : Reload register = 000316, when external trigger (rising edge of TAiIN pin input signal) is selected
(2 16 − 1)/fi
Count source
TAiIN pin input signal
"H" "L"
Trigger is not generated by this signal n/fi
PWM pulse output from TAiOUT pin Timer Ai interrupt request bit
"H" "L" "1" "0"
fi : Frequency of count source (f1, f8, f32, fC32) Cleared to "0" when interrupt request is accepted, or cleared by software
Note: n = 000016 to FFFE16
Figure 1.86. Example of a 16-bit pulse width modulator operation
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 121 of 264
M30245 Group
Timer A
Condition : Reload register high-order 8 bits = 0216 Reload register low-order 8 bits = 0216 External trigger (falling edge of TAiIN pin input signal) is selected
8
((2 - 1) x (m + 1)) / fi
Count source (Note1)
TAiIN pin input signal
"H" "L"
(m + 1) / fi
"H" Underflow signal of 8-bit prescaler (Note2) "L"
(n x (m + 1)) / fi
PWM pulse output from TAiOUT pin Timer Ai interrupt request bit
"H" "L" "1" "0"
fi : Frequency of count source (f1, f8, f32, fC32)
Cleared to "0" when interrupt request is accepted, or cleared by software
Note 1: The 8-bit prescaler counts the count source. Note 2: The 8-bit pulse width modulator counts the 8-bit prescaler's underflow signal. Note 3: m = 0016 to FE16; n = 0016 to FE16
Figure 1.87. Example of an 8-bit pulse width modulator operation
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 122 of 264
M30245 Group
Timer A
Precautions
Timer mode The value of the counter can be read, with arbitrary timing, by reading the Timer Ai register while a count is in progress. Reading the Timer Ai register with the reload timing gets "FFFF16". After setting a value in the Timer Ai register, a proper value can be read with the counter stopped before it starts counting . Event counter mode The value of the counter can be read, with arbitrary timing, by reading the Timer Ai register while a count is in progress. Reading the Timer Ai register with the reload timing gets "FFFF 16" by underflow or "0000 16 " by overflow. After setting a value in the Timer Ai register, a proper value can be read with the counter stopped before it starts counting . Reset the timer when counting has stopped in free run type. If using "Free-Run type", the timer register contents may be unknown when counting begins. Set the timer value immediately after counting has started. Example if the up/down count is not switched: • Enable the "Reload" function and write to the timer register before counting begins. • Rewrite the value to the timer register immediately after counting has started. • If counting up, rewrite "000016" to the timer register. • If counting down, rewrite "FFFF1" to the timer register. This will cause the same operation as "Free-Run type". Example if the up/down count is switched: • Use the "Reload type" operation until the first count pulse is input. • Switch to "Free-Run type". One-shot timer mode Setting the count start flag to "0" while a count is in progress causes as the following: • The counter stops counting and a content of reload register is reloaded. • The TAiOUT pin outputs "L" level. • The interrupt request generated and the Timer Ai interrupt request bit goes to"1". The output from the one-shot timer synchronizes with the count source generated internally. Therefore, when an external trigger has been selected, a delay of one cycle of count source (maximum) occurs between the trigger input to the TAiIN pin and the one-shot timer output.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 123 of 264
M30245 Group
Timer A
The Timer Ai interrupt request bit goes to "1" if the timer's operation mode is set using any of the following procedures: • Selecting one-shot timer mode after reset. • Changing operation mode from timer mode to one-shot timer mode. • Changing operation mode from event counter mode to one-shot timer mode. Therefore, to use Timer Ai interrupt (interrupt request bit), set Timer Ai interrupt request bit to "0" after the above listed changes have been made. If a trigger occurs while a count is in progress, after the counter performs one down count following the reoccurrence of a trigger, the reload register contents are reloaded, and the count continues. To generate a trigger while a count is in progress, generate the second trigger after a period longer than one cycle of the timer's count source after the previous trigger occurred. Pulse modulation mode The Timer Ai interrupt request bit becomes "1" if setting operation mode of the timer in compliance with any of the following procedures: • Selecting PWM mode after reset. • Changing operation mode from timer mode to PWM mode. • Changing operation mode from event counter mode to PWM mode. Therefore, to use Timer Ai interrupt (interrupt request bit), set Timer Ai interrupt request bit to "0" after the above listed changes have been made. Setting the count start flag to "0" while PWM pulses are being output causes the counter to stop counting. If the TAiOUT pin is outputting an "H" level in this instance, the output level goes to "L", and the Timer Ai interrupt request bit goes to "1". If the TAiOUT pin is outputting an "L" level in this instance, the level does not change, and the Timer Ai interrupt request bit does not becomes "1".
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 124 of 264
M30245 Group
Serial Communication
Serial Communication
Serial I/O is configured as four channels: UART0 to UART3. UART0 to UART3 have an exclusive timer to generate a transfer clock so they can operate independently of one another. Figure 1.88 shows the block diagram of UARTi (i = 0 to 3). UARTi has two operation modes: • Clock synchronous serial I/O mode • Clock asynchronous serial I/O (UART) mode. The contents of the serial I/O mode select bits (bits 0 to 2 at address 03A816, 036816, 033816, 032816) determine whether UARTi is used as a clock synchronous serial I/O or as a UART. It also has the bus collision detection function that generates an interrupt request if the TxD pin and RxD pin are in different levels. Figure 1.89 to Figure 1.93 show the UARTi related-registers.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 125 of 264
M30245 Group
Serial Communication
RxDi
RxD polarity reversing circuit
UART reception
Clock source selection f1 f8 f32 Internal Bit rate generator
1/16
Clock synchronous type UART transmission
1/16
Reception control circuit
Receive clock
TxD polarity reversing circuit Transmit/ receive unit
(Note)
TxDi
1 / (ni+1)
External
Clock synchronous type Clock synchronous type
1/2
Transmission control circuit
Transmit clock
(when internal clock is selected)
CLKi
CLK polarity reversing circuit
Clock synchronous type (when internal clock is selected)
Clock synchronous type (when external clock is selected)
CTS/RTS selected
CTS/RTS disabled
CTSi / RTSi
Vcc CTS/RTS disabled
RTSi
CTSi
ni : Values set to UARTi bit rate generator (UiBRG)
Note :UART 2 is not CMOS output but N channel open drain output.
No reverse
RxDi
RxD data reverse circuit
Reverse
Clock synchronous type
1SP
SP SP
PAR
PAR disabled
Clock synchronous type
UART (7 bits) UART (8 bits)
UART(7 bits)
UARTi receive register
2SP
PAR enabled
UART
UART (9 bits)
Clock synchronous type
UART (8 bits) UART (9 bits)
0
0
0
0
0
0
0
D8
D7
D6
D5
D4
D3
D2
D1
D0
UARTi receive buffer register
Address 03AF16 Address 03AE16 Address 036F16 Address 036E16 Address 033F16 Address 033E16 Address 032F16 Address 032E16
Logic reverse circuit + MSB/LSB conversion circuit
Data bus high-order bits
Data bus low-order bits
Logic reverse circuit + MSB/LSB conversion circuit
D8
D7
D6
D5
D4
D3
D2
D1
D0
UARTItransmit buffer register
Address 03AB16 Address 03AA16 Address 036B16 Address 036A16 Address 033B16 Address 033A16 Address 032B16 Address 032A16
UART (8 bits) UART (9 bits)
PAR enabled
UART (9 bits) UART
Clock synchronous type
2SP
SP
SP
1SP
PAR
PAR disabled
Clock synchronous type
"0"
UART (7 bits) UART (8 bits)
Clock synchronous type
UART(7 bits)
UARTi transmit register
Error signal output disable
No reverse
SP : Stop bit PAR : Parity bit i : 0 to 3
Error signal output circuit
Error signal output enable Reverse
TxD data reverse circuit
TxDi
Figure 1.88. UARTi block diagram
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 126 of 264
M30245 Group
Serial Communication
UARTi transmit buffer register (i= 0 to 3) (Note)
(b15) b7 (b8) b0 b7 b0
Symbol U0TB U1TB U2TB U3TB
Address 03AB16, 03AA16 036B16, 036A16 033B16, 033A16 032B16, 032A16
When reset Indeterminate Indeterminate Indeterminate Indeterminate
Bit Symbol
Function (clock synchronous serial I/O mode)
Transmit data
Function (UART mode)
Transmit data
Transmit data (9th bit)
RW
XO
XO
Nothing is assigned. Write "0" when writing to these bits. The values are indeterminate when read.
Note: Use MOV instruction to write to this register.
_
_
UARTi receive buffer register (i= 0 to 3)
(b15) b7 (b8) b0 b7 b0
Symbol U0RB U1RB U2RB U3RB
Address 03AF16, 03AE16 036F16, 036E16 033F16, 033E16 032F16, 032E16 Function (clock synchronous serial I/O mode)
Receive data
When reset Indeterminate Indeterminate Indeterminate Indeterminate
Bit Symbol
Bit name
Function (UART mode)
Receive data
RW OX
Receive data (9th bit) O X
Nothing is assigned. Write "0" when writing to these bits. The values are indeterminate when read.
ABT Arbitration lost detecting flag (Note 1) Overrun error flag (Note 2) 0 : Not detected 1 : Detected 0 : No overrrun error 1 : Overrun error Invalid Invalid
_
_
OO OX
OER
0 : No overrun error 1 : Overrun error 0 : No framing error 1 : Framing error 0 : No parity error 1 : Parity error 0 : No error 1 : Error
FER
Framing error flag (Note 2)
OX
PER
Parity error flag (Note 2)
Invalid
OX OX
SUM
Error sum flag (Note 2)
Invalid
Note 1: Only "0" can be written to this bit. Note 2: Bits 15 to 12 are set to "00002" when the serial I/O mode select bit (bits 0 to 2 at addresses 03A816, 036816, 033816, 032816) are set to "0002" or the receive enable bit is set to "0". Bits 14 and 13 are also set to "0" when the lower byte of the UARTi receive buffer register (addresses 03AE16, 036E16, 033E16, 032E16) is read.
Figure 1.89. Serial I/O-related registers (1)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 127 of 264
M30245 Group
Serial Communication
UARTi bit rate generator (i= 0 to 3) (Notes 1, 2)
b7 b0
Symbol UiBRG (i = 0 to 3) Bit Symbol
Address 03A916, 036916, 033916, 032916 Function
When reset Indeterminate RW X O
Values that can be set 0016 to FF16
Assuming that set values = n, BRGi divides the count source by n + 1
Note 1: Use MOV instruction to write to this register Note 2: Write a value to this register while transmit/receive is stopped.
UARTi transmit/receive mode register (i= 0 to 3)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol UiMR (i = 0 to 3)
Address 03A816, 036816, 033816, 032816 Function (clock synchronous serial I/O mode)
b2 b1 b0
When reset 0016 Function (UART mode)
Bit Symbol SMD0
Bit Name
RW O O
b2 b1 b0
SMD1
Serial I/O mode select bit (Note 3)
0 0 0: Serial I/O invalid O 0 0 0: Serial I/O invalid 1 0 0: Transfer data 7 bits long 1 0 1: Transfer data 8 bits long 0 0 1: Serial I/O mode 1 1 0: Transfer data 9 bits long O 0 1 0: I2C mode Inhibited except in cases Inhibited except in cases listed above listed above O
SMD2 Internal/external clock select bit Stop bit length select bit
O
CKDIR
0 : Internal clock 0 : Internal clock 1 : External clock (Note 1) 1 : External clock (Note 1) Invalid 0 : One stop bit 1 : Two stop bits Valid when bit 6 = "1" 0 : Odd parity 1 : Even parity 0 : Parity disabled 1 : Parity enabled (Note 2)
O
O
STPS
O
O
PRY
Odd/even parity select bit Parity enable bit TxD, RxD input/ output polarity switch bit
Invalid
O
O
PRYE
Invalid 0 : Normal 1 : Reversed
O
O
IOPOL
O
O
Note 1: When I2C bus interface mode is selected, set the port direction register for the corresponding port (SCLi) to 0, or the port direction register to 1 and the port data register to 1. When a mode other than serial I/O mode is selected, set the port direction register for the corresponding port (CLKi) to 0. Note 2: Normally set to "0". Note 3: Set the corresponding port direction register to "0" when receiving.
Figure 1.90. Serial I/O-related registers (2)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 128 of 264
M30245 Group
Serial Communication
UARTi transmit/receive control register 0 (i= 0 to 3)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol UiC0 (i = 0 to 3) Bit Symbol CLK0
Address 03AC16, 036C16, 033C16, 032C16 Function (clock synchronous serial I/O mode)
b1 b0
When reset 0816 Function (UART mode) R W O O O O
Bit Name
BRG count source select bit
CLK1 CTS/RTS function select bit Transmit register empty flag
0 0 1 1
0 : f1 is selected 1 : f8 is selected 0 : f32 is selected 1 : Invalid
CRS
Valid when bit 4 = "0" 0 : CTS is selected (Note 1) 1 : RTS is selected (Note 4) 0 : Data present in transmit register 1 : No data present in transmit register 0 : CTS/RTS function enabled 1 : CTS/RTS function disabled
O
O
TXEPT
O
X
CRD
CTS/RTS disable bit
O
O
NCH 0 : TxDi/SDAi and SCLi pin is CMOS output (Note 2) Data output select bit 1 : TxDi/SDAi and SCLi pin is N-channel open drain output O 0 : Transmit data is output at falling edge of transfer clock and receive data is input at rising edge CLK polarity select bit CKPOL 1 : Transmit data is output at rising edge of transfer clock and receive data is input at falling edge UFORM Transfer format select bit (Note 3) 0 : LSB first 1 : MSB first Set to "0" O
O
O
O
O
Note 1: Set the corresponding port direction register to "0". Note 2: UART2 transfer pin (TxD2:P70 and SCL2:P71) is N-channel open drain output. It cannot be set to CMOS output. Note 3: Valid only in clock synchronous serial I/O mode and 8-bit UART mode. Note 4: The corresponding port register and port direction register are invalid.
UARTi transmit/receive control register 1 (i= 0 to 3)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol UiC1 (i = 0 to 3)
Address 03AD16, 036D16, 033D16, 032D16
When reset 0216
Bit Symbol
TE
Bit Name Transmit enable bit
Function (clock synchronous serial I/O mode)
0 : Transmit disabled 1 : Transmit enable 0 : Data present in transmit buffer register 1 : No data present in transmit buffer register 0 : Receive disabled 1 : Receive enabled 0 : No data packet in receive buffer register 1 : Data packet in receive buffer register 0 : Transmit buffer empty (TI =1) 1 : Transmit buffer completed ( TXEPT =1) 0 : Continuous receive mode disabled 1 : Continuous receive mode enabled 0 : No reverse 1 : Reverse Set to "0"
Function (UART mode)
RW
O O
TI
Transmit buffer empty flag
O
X
RE
Receive enable bit
O
O
RI
Receive complete flag
O
X
UiIRS
UARTi transmit interrupt cause select bit
O
O
UiRRM
UARTi continuous receive mode enable bit
Set to "0" O O
UiLCH
Data logic select bit Error signal output enable bit
O 0 : Output disabled 1 : Output enabled
O
UiERE
O
O
Figure 1.91. Serial I/O-related registers (3)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 129 of 264
M30245 Group
Serial Communication
UARTi special mode register (i= 0 to 3)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol UiSMR (i = 0 to 3)
Address 03A716, 0367 16, 0337 16, 0327 16 Function (clock synchronous serial I/O mode) 0 : Normal mode 1 : I2C mode 0 : Update per bit 1 : Update per byte 0 : STOP detected 1 : START detected 0 : Disabled 1 : Enabled (Note 3)
When reset 0016 Function (UART mode) Set to "0"
Bit Symbol IICM
Bit Name I2C mode select bit Arbitration lost detecting flag control bit Bus busy flag SCLL sync output enable bit Bus collision detect sampling clock select bit Auto-clear function select bit of transmit enable bit Transmit start condition select bit
RW
O O O
O O O
ABC
Set to "0"
BBS
Set to "0" (Note 1)
LSYN
Set to "0"
O
O
ABSCS
Set to "0"
0 : Rising edge of transfer clock O 1 : Timer Ai underflow signal (Note 2) 0 : No auto clear function O 1 : Auto clear when bus occurs 0 : Ordinary 1 : Falling edge of RxDi O
O
ACSE
Set to "0"
O
SSS
Set to "0"
O
Nothing is assigned. Write "0" when writing to this bit. The value is indeterminate if read. Note 1: Only "0" may be written Note 2: UART0: Timer A3 underflow signal, UART1: Timer A4 underlfow signal, UART2 :Timer A0 underflow signal, UART3: Timer A3 underflow signal Note 3: Set to "0" in normal mode (IICM="0")
_
_
UARTi special mode register 2 (i= 0 to 3)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol UiSMR2 (i = 0 to 3)
Address 03A616, 0366 16, 0336 16, 0326 16
When reset 0016
Bit Symbol
Bit Name
Function
RW
IICM2
I2C mode select bit 2
0 : NACK/ACK interrupt (DMA source-ACK) Transfer to receive buffer at the rising edge of last bit of receive clock. Receive interrupt occurs at the rising edge of last bit of receive clock. O 1 : UART transfer/receive interrupt (DMA source-UART receive) Transfer to receive buffer at the falling edge of last bit of receive clock. Receive interrupt occurs at the falling edge of last bit of receive clock 0 : Disabled 1 : Enabled 0 : Disabled 1 : Enabled 0 : Disabled 1 : Enabled 0 : Disabled 1 : Enabled 0 : UARTi clock 1 : output 0 : Disabled 1 : Enabled (high impedance) O
O
CSC
Clock synchronous bit
O
SWC
SCL wait output bit (Note)
O
O
ALS
SDA output stop bit
O
O
STC
UARTi initialize bit (Note)
O
O
SWC2 SDHI
SCL wait output bit 2 (Note) SDA output inhibit bit
O O _
O O _
Nothing is assigned. Write "0" when writing to this bit. The value is indeterminate if read. Note: These bits are unavailable when SCLi is external clock.
Figure 1.92. Serial I/O-related registers (4)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 130 of 264
M30245 Group
Serial Communication
UARTi special mode register 3 (i= 0 to 3)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol UiSMR3 (i = 0 to 3)
Address 03A516, 0365 16, 0335 16, 0325 16
When reset 0016 Function RW
Bit Symbol
Bit Name SS port function enable bit (Note 1) Clock phase set bit
SSE CKPH
0 : SS function disabled 1 : SS function enabled 0 : No clock delay 1 : Clock delay 0 : Select TxDi and RxDi (master mode) 1 : Select STxDi and SRxDi (slave mode) 0 : CLKi is CMOS output 1 : CLKi is N-channel open drain output 0 : No fault error 1 : Fault error (Note 2)
b7 b6 b5
O O
O O
DINC
Serial input port set bit
O
O
NODC ERR
Clock output select bit Fault error flag
O O
O O
DL0
SDA (TxDi) digital delay time set bit (Notes 3,4)
DL1
DL2
0 0 0 0 1 1 1 1
0 0 1 1 0 0 1 1
0 : No delay 1 : 1 to 2-cycle of UiBRG count source 0 : 2 to 3-cycle of UiBRG count source 1 : 3 to 4-cycle of UiBRG count source 0 : 4 to 5-cycle of UiBRG count source 1 : 5 to 6-cycle of UiBRG count source 0 : 6 to 7-cycle of UiBRG count source 1 : 7 to 8-cycle of UiBRG count source
O
O
O
O
O
O
Note 1: Set SS function after setting CTS/RTS disable bit (bit 4 of UARTi transfer/receive control register 0) to "1". Note 2: Only "0" may be written. Note 3: These bits are used for SDAi (TxDi) output digital delay when using UARTi for I2C interface. Otherwise, set these to "000". Note 4: The amount of delay varies with the load on SCLi and SDAi pins. Also, when external clock is selected, delay is increased by approximately 100ns.
UARTi special mode register 4 (i= 0 to 3)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol UiSMR4 (i = 0 to 3)
Address 03A416, 0364 16, 0334 16, 0324 16 Function 0 : Clear 1 : Start 0 : Clear 1 : Start 0 : Clear 1 : Start
When reset 0016 RW
Bit Symbol
Bit Name Start condition generate bit (Note 1) Restart condition generate bit (Note 1) Stop condition generate bit (Note 1) SCL, SDA output select bit ACK data bit ACK data output enable bit
STAREQ
O
O
RSTAREQ
O
O
STPREQ
O
O
STSPSEL ACKD ACKC
0 : Ordinal block 1 : Start/stop condition generate block 0 : ACK 1 : NACK 0 : SI /O data output 1 : ACKD output 0 : Disabled 1 : Enabled 0 : SCL "L" hold disabled 1 : SCL "L" hold enabled
O O O
O O O
SCLHI
SCL output stop enable bit
O
O
SWC9
SCL waitt output bit 3 (Note 2)
O
O
Note 1: These bits automatically become "0" when a start condition is generated. Note 2: This bit is unavailable when SCLi is external clock.
Figure 1.93. Serial I/O-related registers (5)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 131 of 264
M30245 Group
Clock synchronous serial I/O mode
Clock synchronous serial I/O mode
The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Table 1.44 list the specifications of the clock synchronous serial I/O mode.
Table 1.44. Clock synchronous serial I/O mode specifications
Item Transfer data format Transfer data length: 8-bits When internal clock is selected (bit 3 at address 03A8 16, 036816, 033816, 032816 ="0"): fi/2(m+1) (Note 1) fi = f1, f8, f32 Transfer clock When external clock is selected (bit 3 at 03A8 16, 036816, 033816, 032816 = "1"): Input from CLKi pin CTS function/RTS function/CTS, RTS function not used To start transfer, the following criteria must be met: -Transmit enable bit (bit 0 at 03AD 16, 036D16, 033D16, 032D16) = "1" -Transmit buffer empty flag (bit 1 at 03AD 16, 036D16, 033D16, 032D 16) = "0" -When CTS function selected, CTS input level = "L" Furthermore, if external clock is selected, the following requirements must also be met: -CLKi polarity select bit (bit 6 at 03AC 16, 036C16, 033C 16, 032C16)= "0": CLKi input level = "H" -CLKi polarity select bit (bit 6 at 03AC 16, 036C16, 033C 16, 032C16)= "1": CLKi input level = "L" To start reception, the following requirement must be met: -Receive enable bit (bit 2 at 03AD16, 036D16, 033D 16, 032D16) = "1" -Transmit enable bit (bit 0 at 03AD16, 036D16, 033D 16, 032D16) = "1" -Transmit buffer empty flag (bit 1 at 03AD 16 , 036D16, 033D 16 , 032D16 ) = "0" Furthermore, if external clock is selected, the following requirement must be met: -CLKi polarity select bit (bit 6 at 03AC 16, 036C16, 033C 16, 032C16)= "0": CLKi input level = "H" -CLKi polarity select bit (bit 6 at 03AC 16, 036C16, 033C 16, 032C16)= "1": CLKi input level = "L" When transmitting: -Transmit interrupt cause select bit (bit 4 at 3AD16, 036D 16, 033D16, 032D16) = "0": Interrupt requested when data transfer from UARTi transfer buffer register to UARTi transmit register is complete -Transmit interrupt cause select bit (bit 4 at 3AD16, 036D 16, 033D16, 032D16) = "1": Interrupt requested when data transmission from UARTi transmit register is complete When receiving: -Interrupt requested when data transfer from UARTi receive register to UARTi receive buffer register is completed. Overrun error (Note 2) This error occurs if the serial I/O starts receiving the next data and receives the 7th bit of the next data before reading the UiRB register. CLK polarity selection Whether transmit data is output/input at the rising edge or falling edge or the transfer clock can be selected LSB first/MSB first selection Whether transmission/reception begins with bit 0 or bit 7 can be selected Continuous receive mode selection Reception is enabled simultaneously by a read form the receive buffer register Switching serial data log Reverse data when writing to the transmission buffer register or reading the reception buffer register can selected TxD, RxD, I/O polarity reverse This function reverses the TxD port output and RxD port input. All I/O data level is reversed. Specification
Transmission/reception control
Transmission start condition
Receive start condition
Interrupt request generation timing
Error detection
Select function
Note 1: "m" denotes the value 0016 to FF16 that is set in the UART bit rate generator. Note 2: If an overrun error occurs, the value of the UiRB register will be indeterminate. The IR bit of the SiRIC register does not change.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 132 of 264
M30245 Group
Clock synchronous serial I/O mode
Table 1.45 lists the functions of the input/output pins during clock synchronous serial I/O mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H". (If the N-channel open drain is selected, this pin is in floating state.) Figure 1.94. shows the typical transmit receive timings in clock synchronous serial I/O mode.
Table 1.45. Input/output pin functions in clock synchronous serial I/O mode
Pin name TxDi (P63, P67, P70, P74) RxDi (P62, P6 6, P71, P75)
Function Serial data output
Method of selection
Serial data input
Port P62, P6 6, P71 and P75 direction register (bits 2 and 6 at address 03EE16, bit 1 and 5 at address 03EF16) = "0". Can be used as an input port when performing transmission only. Internal/external clock select bit (bit 3 at addresses 03A816, 036816, 0338 16, 032816) = "0" Internal/external clock select bit (bit 3 at addresses 03A816, 036816, 0338 16, 032816) = "1" Port P61, P65, P72 and P76 direction register (bits 1 and 5 at address 03EE16, bit 2 and 6 at address 03EF16) = "0" CTS/RTS disable bit (bit 4 at address 03AC16, 036C16, 033C16, 032C 16) = "0" CTS/RTS function select bit (bit 2 at address 03AC16, 036C16, 033C16, 032C16) = "0" Port P60, P64, P73 and P77 direction register (bits 0 and 4 at address 03EE16, bits 3 and 7 at address 03EF16) = "0" CTS/RTS disable bit (bit 4 at addresses 03AC16, 036C16,033C 16, 032C 166) = "0" CTS/RTS function select bit (bit 2 at address 03AC16, 036C16, 033C 16, 032C 16) = "1" CTS/RTS disable bit (bit 4 at address 03AC16, 036C16, 033C16, 032C16) = "1"
Programmable I/O port CLKi (P61, P6 5, P72, P76)
Transfer clock input
CTS input CTSi/RTSi (P60, P64, P73, P77)
RTS output Programmable I/O port
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 133 of 264
M30245 Group
Clock synchronous serial I/O mode
Example of transmit timing when internal clock is selected Tc
Transfer clock
"1" "0" "1" "0" Transferred from UARTi transmit buffer register to UARTi transmit register "H" Data is set in UARTi transmit buffer register
Transmit enable bit (TE) Transmit buffer empty flag (Tl) CTSi
"L"
TCLK
Stopped pulsing because CTS = "H"
Stopped pulsing because transfer enable bit = "0"
CLKi
TxDi Transmit register empty flag (TXEPT) Transmit interrupt request bit (IR)
"1" "0" "1" "0"
D0 D1 D2 D3 D4 D5 D6 D7
D0 D1 D2 D3 D4 D5 D6 D7
D0 D1 D 2 D 3 D 4 D 5 D6 D7
Cleared to "0" when interrupt request is accepted, or cleared by software Shown in ( ) are bit symbols. The above timing applies to the following settings: • Internal clock is selected. • CTS function is selected. • CLK polarity select bit = "0". • Transmit interrupt cause select bit = "0". Tc = TCLK = 2(m + 1) / fi fi : frequency of BRGi count source (f1, f8, f32) m : value set to BRGi
Example of receive timing when external clock is selected
Receive enable bit (RE) Transmit enable bit (TE) Transmit buffer empty flag (Tl) RTSi
"1" "0" "1" "0" "1" "0" "H" "L"
Dummy data is set in UARTi transmit buffer register
Transferred from UARTi transmit buffer register to UARTi transmit register Even if the reception is completed, RTS does not change. RTS becomes "L" when the RI bit changes from "1" to "0".
1 / fEXT
CLKi
Receive data is taken in
RxDi Receive complete "1" flag (Rl) "0" Receive interrupt request bit (IR)
"1" "0"
D0 D1 D2 D3 D4 D5 D6 D7
Transferred from UARTi receive register to UARTi receive buffer register
D0 D1 D2 D3 D4 D5 D6
D7
D0 D1 D2 D3 D4 D5 D6
Read out from UARTi receive buffer register
Cleared to "0" when interrupt request is accepted, or cleared by software Over run error flag (OER)
"1" "0"
Shown in ( ) are bit symbols. The above timing applies to the following settings: • External clock is selected. • RTS function is selected. • CLK polarity select bit = "0". fEXT: frequency of external clock The following conditions are met when the CLKi input before data reception = "H" • Transmit enable bit "1" • Receive enable bit "1" • Dummy data write to UARTi transmit buffer register
Figure 1.94. Typical transmit/receive timing in clock synchronous serial I/O mode
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 134 of 264
M30245 Group
Clock synchronous serial I/O mode
Polarity select function As shown in Figure 1.95 the CLK polarity select bit (bit 6 at addresses 03AC16, 036C16, 033C16, 032C16) allows selection of the polarity of the transfer clock.
• When CLK polarity select bit = "0"
CLKi TXDi RXDi
D0 D0
D1 D1
D2 D2
D3 D3
D4 D4
D5 D5
D6 D6
D7 D7
Note 1: The CLK pin level when not transferring data is "H".
• When CLK polarity select bit = "1"
CLKi TXDi R XD i
D0 D0
D1 D1
D2 D2
D3 D3
D4 D4
D5 D5
D6 D6
D7 D7
Note 2: The CLK pin level when not transferring data is "L".
Figure 1.95. Transfer clock polarity
LSB first/MSB first select function As shown in Figure 1.96, when the transfer format select bit (bit 7 at addresses 03AC16, 036C16, 033C16, 032C16) = "0", the transfer format is "LSB first"; when the bit = "1", the transfer format is "MSB first".
• When transfer format select bit = "0"
CLKi TXDi R XD i
D0 D0
D1
D1
D2
D2
D3
D3
D4
D4
D5
D5
D6
D6
D7
LSB first
D7
• When transfer format select bit = "1"
CLKi TXDi RXDi
D7 D7
D6
D6
D5
D5
D4
D4
D3
D3
D2
D2
D1
D1
D0
MSB first
D0
Note: Signals shown apply when the CLK polarity select bit = "0".
Figure 1.96. Transfer format
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 135 of 264
M30245 Group
Clock synchronous serial I/O mode
Continuous receive function If the continuous receive mode enable bit (bit 5 at address 03AD16, 036D16, 033D16, 032D16) is set to "1", the unit is placed in continuous receive mode. In this mode, when the receive buffer is read out, the unit simultaneously goes to a receive enable state without having to set dummy data back to the transmit buffer register again. Serial data logic switch function When the data logic select bit (bit 6 at address 03AD16, 036D16, 033D16, 032D16) = "1", and writing to the transmit buffer register or reading from the receive buffer register, data are inverted. Figure 1.97 shows the example of serial data logic switch timing.
• When LSB first
Transfer clock TxDi TxDi
"H" "L" "H"
(no reverse) "L"
"H"
D0
D1
D2
D3
D4
D5
D6
D7
(reverse) "L"
D0
D1
D2
D3
D4
D5
D6
D7
Figure 1.97. Serial data logic switch timing
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 136 of 264
M30245 Group
Clock asynchronous serial I/O (UART) mode
Clock asynchronous serial I/O (UART) mode
UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Table 1.46 lists the specifications of the UART mode.
Table 1.46. Specifications of clock asynchronous serial I/O mode
Item
Specification Character bit (transfer data): 7 bits, 8 bits, or 9 bits as selected Start bit: 1 bit Parity bit: odd, even, or neither is selected Stop bit: 1 bit or 2 bits as selected When internal clock is selected (bit 3 at address 03A816, 036816, 033816, 032816 = "0"): fi/ 16(m+1) (Note 1) fi = f1, f8, f32 When external clock is selected (bit 3 at address 03A816, 036816, 033816, 0328 16 = "1"): fEXT/16/(m+1) (Notes 1, 2)
Transfer data format
Transfer clock
Transmission/reception control CTS function, RTS function, CTS/RTS function chosen to be invalid
Transmission start condition
To start transmission, the following requirements must be met: -Transmit enable bit (bit 0 at addresses 03AD16, 036D16, 033D16, 032D16) = "1" -Transmit buffer empty flag (bit 1 at address 03AD16, 036D16, 033D16, 032D16) = "0" -When CTS function is selected CTS input level = "1" To start receive, the following conditions must be met: -Receive enable bit (bit 2 at addresses 03AD16, 036D 16, 033D16, 032D16) = "1" -Start bit detection When transmitting -Transmit interrupt cause select bits (bit 4 at address 03AD16, 036D16, 033D16, 032D16) = "0": Interrupts requested when data transfer from UARTi transfer buffer register to UARTi transmit register is complete. -Transmit interrupt cause select bits (bit 4 at address 03AD16, 036D16, 033D16, 032D16) = "1": Interrupts requested when data transmission from UARTi transfer register is complete. When receiving -Interrupts requested when data transfer from UARTi receive register to UARTi receive buffer register is complete. Overrun error (Note 3) This error occurs if the serial I/O starts receiving the next data and receives the 7th bit of the next data before reading the UiRB register. Framing error This error occurs when the number of stop bits set is not detected Parity error If parity is enabled this error occurs when the number of "1"s in parity and character bits does not match the number of "1"s set Error sum flag This flag is set (=1) when any overrun, framing, and parity error occurs Serial data logic switch This function reverses the logic of transferred data. Start bit, parity bit and stop bit are not reversed. TxD, RxD I/O polarity switch This function reverses the TxD port output and RxD port input. All I/O data levels are reversed.
Receive start condition
Interrupt request generation timing
Error detection
Select function
Note 1: 'm' denotes the value 00 16 to FF 16 that is set to the UARTi bit rate generator. Note 2: fEXT is input from the CLKi pin. Note 3: If an overrun error occurs, the value of the UiRB register will be indeterminate. The IR bit of the SiRIC register does not change.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 137 of 264
M30245 Group
Clock asynchronous serial I/O (UART) mode
Table 1.47 lists the functions of the input/output pins during UART mode. Note that the period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open drain is selected, this pin is in floating state.) Figure 1.98 shows typical transmit timings in UART mode. Figure 1.99 shows typical receive timings in UART mode.
Table 1.47. Input/output pin functions in UART mode
Pin name TxDi (P63, P67, P70, P74) RxDi (P62, P6 6, P71, P75)
Function Serial data output
Method of selection
Serial data input
Port P62, P6 6, P71 and P75 direction register (bits 2 and 6 at address 03EE16, bit 1 and 5 at address 03EF16) = "0". Can be used as an input port when performing transmission only. Internal/external clock select bit (bit 3 at addresses 03A816, 036816, 0338 16, 032816) = "0" Internal/external clock select bit (bit 3 at addresses 03A816, 036816, 0338 16, 032816) = "1" Port P61, P65, P72 and P76 direction register (bits 1 and 5 at address 03EE16, bit 2 and 6 at address 03EF16) = "0" CTS/RTS disable bit (bit 4 at address 03AC16, 036C16, 033C16, 032C 16) = "0" CTS/RTS function select bit (bit 2 at address 03AC16, 036C16, 033C16, 032C16) = "0" Port P60, P64, P73 and P77 direction register (bits 0 and 4 at address 03EE16, bits 3 and 7 at address 03EF16) = "0" CTS/RTS disable bit (bit 4 at addresses 03AC16, 036C16,033C 16, 032C 166) = "0" CTS/RTS function select bit (bit 2 at address 03AC16, 036C16, 033C 16, 032C 16) = "1" CTS/RTS disable bit (bit 4 at address 03AC16, 036C16, 033C16, 032C16) = "1"
Programmable I/O port CLKi (P61, P6 5, P72, P76)
Transfer clock input
CTS input CTSi/RTSi (P60, P64, P73, P77)
RTS output Programmable I/O port
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 138 of 264
M30245 Group
Clock asynchronous serial I/O (UART) mode
Example of transmit timing when transfer data is 8 bits long (parity enabled, one stop bit)
The transfer clock stops momentarily as CTS is "H" when the stop bit is checked. The transfer clock starts as the transfer starts immediately CTS changes to "L".
Tc
Transfer clock Transmit enable bit (TE) Transmit buffer empty flag (TI)
"1" "0" "1" "0"
Data is set in UARTi transmit buffer register.
Transferred from UARTi transmit buffer register to UARTi transmit register
"H"
CTSi
"L"
Start bit TxDi
"1" Transmit register empty flag (TXEPT) "0" "1" "0"
Parity bit
P
Stop bit
SP
Stopped pulsing because transmit enable bit = "0"
ST D0 D1
ST D0 D1 D2 D3 D4 D5 D6 D7
ST D0 D1 D2 D3 D4 D5 D6 D7
P
SP
Transmit interrupt request bit (IR)
Cleared to "0" when interrupt request is accepted, or cleared by software Shown in ( ) are bit symbols. The above timing applies to the following settings : •Parity is enabled. • One stop bit. • CTS function is selected. •Transmit interrupt cause select bit = "1". Tc = 16 (m + 1) / fi or 16 (m + 1) / fEXT fi : frequency of BRGi count source (f1, f8, f32) fEXT : frequency of BRGi count source (external clock) m : value set to BRGi
Example of transmit timing when transfer data is 9 bits long (parity disabled, two stop bits)
Tc
Transfer clock Transmit enable bit (TE) Transmit buffer empty flag (TI)
"1" "0" "1" "0"
Data is set in UARTi transmit buffer register
Transferred from UARTi transmit buffer register to UARTi transmit register Start bit TxDi
"1" Transmit register empty flag (TXEPT) "0" "1" "0"
Stop bit
Stop bit
ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SPSP ST D0 D1
ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP SP
Transmit interrupt request bit (IR)
Cleared to "0" when interrupt request is accepted, or cleared by software Shown in ( ) are bit symbols. The above timing applies to the following settings : • Parity is disabled. • Two stop bits. • TCS function is disabled. • Transmit interrupt cause select bit = "0". Tc = 16 (m + 1) / fi or 16 (m + 1) / fEXT fi : frequency of BRGi count source (f1, f8, f32) fEXT : frequency of BRGi count source (external clock) m : value set to BRGi
Figure 1.98. Typical transmit timings in UART mode
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 139 of 264
M30245 Group
Clock asynchronous serial I/O (UART) mode
Example of receive timings when transfer data is 8 bits long (parity disabled, one stop bit)
BRGi count source Receive enable bit RxDi "1" "0"
Stop bit
Start bit Sampled "L"
D0
D1
D7
Receive data taken in Transfer clock Receive complete flag RTSi Receive interrupt request bit
Reception triggered when transfer clock "1" is generated by falling edge of start bit
Transferred from UARTi receive register to UARTi receive buffer register
"0" "H" "L" "1" "0"
Becomes "L" by reading the receive buffer
Cleared to "0" when interrupt request is accepted, or cleared by software
The above timing applies to the following settings : •Parity is disabled. •One stop bit. •RTS function is selected.
Figure 1.99. Typical receive timing in UART mode
Serial data logic switch function When the data logic select bit (bit 6 of address 03AD16, 036D16, 033D16, 032D16) is set to "1", data is inverted when writing to the transmission buffer register or reading the reception buffer register. Figure 1.100 shows an example of timing for switching serial data logic.
• When LSB first, parity enabled, one stop bit
Transfer clock TxDi
(no reverse)
"H" "L" "H" "L" "H" "L"
ST
D0
D1
D2
D3
D4
D5
D6
D7
P
SP
TxDi
(reverse)
ST
D0
D1
D2
D3
D4
D5
D6
D7
P
SP
ST : Start bit P : Parity bit SP : Stop bit
F igure 1.100. Timing for switching serial data logic
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 140 of 264
M30245 Group
Clock asynchronous serial I/O (UART) mode
TxD, RxD I/O polarity reverse function This function reverses the TxD pin output and RxD pin input. The level of any data input or output including the start bit, stop bits and parity bit, is reversed. Set this function to "0", (not to reverse) for normal use. Bus collision detection function This function samples the output level of the TxD pin and the input level of the RxD pin at the rising edge of the transfer clock. If their values are different, then an interrupt request occurs. Figure 1.101 shows an example of detection timing of a bus collision in UART mode.
Transfer clock
"H" "L"
TxDi
"H" "L"
ST
SP
RxDi Bus collision detection interrupt request signal Bus collision detection interrupt request bit
"H" "L" "1" "0" "1" "0"
ST
SP
ST: Start bit SP: Stop bit
Figure 1.101. Detection timing of a bus collision in UART mode
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 141 of 264
M30245 Group
UART mode (compliant with the SIM interface)
UART mode (compliant with the SIM interface)
The SIM interface is used for connecting the microcomputer with a memory card IC or a similar device. Adding some extra settings in UART mode allows the user to effect this function. Table 1.48 shows the specifications of UART mode compliant with SIM interface. Figure 1.102 shows typical transmit/receive timing in UART mode compliant with SIM interface.
Table 1.48. Specifications of UART mode compliant with the SIM interface
Item
Specification Transfer data 8-bit UART mode (bits 2 to 0 of address 03A816, 036816, 033816, 032816 = "101 2") One stop bit (bit 4 of addresses 03A816, 036816, 033816, 0328 16 = "0") With the direct format: -Set parity to "even" (bits 5 and 6 of addresses 03A816, 036816, 033816, 032816 = "1") -Set data logic to "direct" (bit 6 of address 03AD16, 036D16, 033D16, 032D16 = "0") -Set transfer format to LSB (bit 7 of address 03AC16, 036C16, 033C16, 032C 16 = "0") With the inverse format: -Set parity to "odd" (bit 5 and 6 of address 03A816, 0368 16, 0338 16, 0328 16 = "0" and "1" respectively) -Set data logic to "inverse" (bit 6 of address 03AD16, 036D16, 033D16, 032D16 = "1") -Set transfer format to MSB (bit 7 of address 03AC16, 036C16, 033C16, 032C16 = "1") With the internal clock selected (bit 3 of address 03A816, 036816, 033816, 032816 = "0"): fi/ 16(m+1) (Note 1): fi=f1, f8, f32 With an external clock selected (bit 3 of address 03A816, 036816, 033816, 032816 = "1"): fEXT/ 16(m+1) (Notes 1,2) Disable the CTS and RTS function (bit 4 of address 03AC16, 036C16, 033C16, 032C16 = "1") Set transmission interrupt factor to “transmission completed” (bit 4 of address 03AD16, 036D16, 033D16, 032D16 = "1") Set N-channel open drain output to TxD pin in UART0, 1, 3 (bit 5 of address 03AC16, 036C16, 032C16 = "1") Transmit enable bit (bit 0 of address 03AD16, 036D16, 033D16, 032D16 = "1") Transmit buffer empty flag (bit 1 of address 03AD16, 036D16, 033D16, 032D16 = "0") Receive enable bit (bit 2 of address 03AD16, 036D16, 033D16, 032D16 = "1") Detection of a start bit When transmitting -When data transmission from the UART0 to UART3 transfer register is completed (bit 4 of address 03AD16, 036D16, 033D16, 032D16 = "1") When receiving -When data transfer from the UART0 to UART3 receive register to the UART0 to UART3 receive buffer register is completed. Overrun error (See UART specifications) Framing error (See UART specifications) Parity error (See UART specifications) -On the reception side, an "L" level is output from the TxDi pin by use of the parity error signal output functions (bit 7 of address 03AD16, 036D16, 033D16, 032D16 = "1") when a parity error is detected. -On the transmission side, a parity error is detected by the level of input to the RxDi pin when a transmit interrupt occurs The error sum flag (See UART specifications)
Transfer data format
Transfer clock
Transmission/reception control
Other settings
Transmission start condition
Receive start condition
Interrupt request generation timing
Error detection
Note 1: 'm' denotes the value 0016 to FF16 that is set to the UARTi bit rate generator Note 2: fEXT is input from the CLKi pin.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 142 of 264
M30245 Group
UART mode (compliant with the SIM interface)
Example of transmit timing when internal clock is selected Tc
Transfer clock
"1" "0" "1" "0" Transferred from UARTi transmit buffer register to UARTi transmit register "H" Data is set in UARTi transmit buffer register
Transmit enable bit (TE) Transmit buffer empty flag (Tl) CTSi
"L"
TCLK
Stopped pulsing because CTS = "H"
Stopped pulsing because transfer enable bit = "0"
CLKi
TxDi Transmit register empty flag (TXEPT) Transmit interrupt request bit (IR)
"1" "0" "1" "0"
D0 D1 D2 D3 D4 D5 D6 D7
D0 D1 D2 D3 D4 D5 D6 D7
D0 D1 D 2 D 3 D 4 D 5 D6 D7
Cleared to "0" when interrupt request is accepted, or cleared by software Shown in ( ) are bit symbols. The above timing applies to the following settings: • Internal clock is selected. • CTS function is selected. • CLK polarity select bit = "0". • Transmit interrupt cause select bit = "0". Tc = TCLK = 2(m + 1) / fi fi : frequency of BRGi count source (f1, f8, f32) m : value set to BRGi
Example of receive timing when external clock is selected
Receive enable bit (RE) Transmit enable bit (TE) Transmit buffer empty flag (Tl) RTSi
"1" "0" "1" "0" "1" "0" "H" "L"
Dummy data is set in UARTi transmit buffer register
Transferred from UARTi transmit buffer register to UARTi transmit register
Even if the reception is completed, RTS does not change. RTS becomes "L" when the RI bit changes from "1" to "0".
1 / fEXT
CLKi
Receive data is taken in
RxDi Receive complete "1" flag (Rl) "0" Receive interrupt request bit (IR)
"1" "0"
D0 D1 D2 D3 D4 D5 D6 D7
Transferred from UARTi receive register to UARTi receive buffer register
D0 D1 D2 D3 D4 D5 D6
D7
D0 D1 D2 D3 D4 D5 D6
Read out from UARTi receive buffer register
Cleared to "0" when interrupt request is accepted, or cleared by software
Over run error flag (OER)
"1" "0"
Shown in ( ) are bit symbols. The above timing applies to the following settings: • External clock is selected. • RTS function is selected. • CLK polarity select bit = "0". fEXT: frequency of external clock The following conditions are met when the CLKi input before data reception = "H" • Transmit enable bit "1" • Receive enable bit "1" • Dummy data write to UARTi transmit buffer register
Figure 1.102. Typical transmit/receive timing in UART mode compliant with the SIM interface
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 143 of 264
M30245 Group
UART mode (compliant with the SIM interface)
Parity error signal function output With the error signal output enable bit (bit 7 of addresses 03AD 16, 036D16, 033D16, 032D16) set to "1", output an "L" level from the TxDi pin when a parity error is detected. When this occurs, the generation of a transmit complete interrupt changes to the detection of a parity error signal. Figure 1.103 shows the output timing of the parity error signal.
• LSB first
Transfer clock RxDi TxDi Receive complete flag
"H" "L" "H" "L" "H" "L" "1" "0"
ST
D0
D1
D2
D3
D4
D5
D6
D7
P
SP
Hi-Z
ST : Start bit P : Parity bit SP : Stop bit
Figure 1.103. Parity error signal output timing
Direct format/inverse format Connecting the SIM card allows switching between direct format and inverse format. If the direct format is selected, D0 data is output from TxDi. If the inverse format is selected, D7 is inverted and output from TxDi. Figure 1.104 shows the SIM interface format. Figure 1.105 shows an example of connect the SIM interface. Connect TxDi and RxDi and apply pull-up.
Transfer clcck TxDi (direct) TxDi (inverse) D0 D1 D2 D3 D4 D5 D6 D7 P
D7
D6
D5
D4
D3
D2
D1
D0
P P : Parity bit
F igure 1.104. SIM interface format
Microcomputer (Note)
SIM card
TxDi RxDi
Note :Set TxD pin an N-channel open drain output and add a pull-up resistance.
Figure 1.105. Connecting the SIM interface
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 144 of 264
M30245 Group
I2C Bus interface mode
I2C Bus interface mode The I2C bus interface mode is provided with UARTi. When the I2C mode select bit (bit 0 in addresses 03A716, 036716, 033716, and 032716) is set to "1", the I2C bus interface circuit is enabled. To use the I2C bus in slave mode, SCLi should be set to input or to output “1”. Also for UART0, 1 and 3, set the data output select bit (bit 5 in address 03AC16, 036C16, and 032C16) to N-channel open drain output. Note: UART2 TxD and RxD (P70 and P71) are always N-channel open drain outputs and require external pull-up resistors. Table 1.49 shows the relationship of the I2C mode select bit to control. To use the chip in the clock synchronized serial I/O mode or UART mode, always set this bit to “0”. Figure 1.106 shows a block diagram of I2C mode.
Table 1.49. I 2C features
Function 1 2 3 4 5 Cause of interrupt number 3 and 9 (Note 2) Cause of interrupt number 13 and 15 (Note 2) Cause of interrupt number 2 and 21 (Note 2) UARTi transmit output delay P63, P67, P70, P74 at the same time UARTi is in use P6 2, P66, P71, P75 at the same time UARTi is in use P61, P65, P72, P76 at the same time UARTi is in use DMA1 factor at the same time Noise filter width Reading P62, P6 6, P71, P75
Normal mode (IICM=0) Bus collision detection UARTi transmit UARTi receive Not delayed TxDi (output)
I2C mode (IICM=1) (Note 1) Start condition detection or stop condition detection No acknowledgement detection (NACK) Acknowledgment detection (ACK) Delayed SDAi (input/output) (Note 3)
6
RxDi (input)
SCLi (input/output)
7 8 9 10
CLKi UARTi receive 15 ns Reading the terminal when 0 is assigned to the direction register
P61, P65, P72, P76 Acknowledgement detection (ACK) 50 ns Master mode: Reading the terminal regardless of the value of the direction register Slave mode: Reading the terminal when the corresponding port register is set to "0" The value set in latch P63, P67, P70, P74 when the port is selected (Note 3)
11
Initial value of UARTi output
"H" level (when 0 is assigned to CLKi polarity select bit)
Note 1: When using I 2 C mode, set 0 1 0 in bits 2, 1, 0 of the UARTi transmit/receive mode register. Disable the CTS/ RTS function. Select MSB first function. Note 2: To switch from one factor to another: 1. Disable the interrupt of the corresponding number. 2. Switch to another factor. 3. Reset the interrupt request flag of the corresponding number. 4. Set the interrupt level of the corresponding number. Note 3: Set an initial value of SDA transmission output when I 2C mode (I 2C mode select bit = "1") is valid and serial I/O is invalid.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 145 of 264
M30245 Group
I2C Bus interface mode
SDAi Delay circuit
Start and stop condition generation block STSPSEL=1 STSPSEL=0 ACK=0 SDHI
D
SDASTSP SCLSTSP
IICM2=1
DMAi request
ACK=1
Transmission register UARTi ALS
IICM=1 and IICM2=0
UARTi transmission NACK interrupt request
ACKD register
Q
Arbitration
IICM2=1
DMAi request
Noise Filter
T
Reception register UARTi Start condition detection
S R Q
IICM=1 and IICM2=0
UARTi receive ACK interrupt request DMA1 request
BUS busy NACK
Stop condition detection
D
Q
SCLi
Falling edge detection
IICM=0
R
T DQ T
I/O port STSPSEL=0
Q
Port register (Note) Internal clock SWC2 External clock CLK control
ACK
9th bit Start/stop condition detection interrupt request UARTi 9th bit falling edge SWC
IICM=1 UARTi
STSPSEL=1
Noise Filter
R S
This diagram applies to the case where the UiMR register’s SMD2 to SMD0 bits=0102 and the UiSMR register’s IICM bit=1. IICM IICM2, SWC, ALS, SWC2, SDHI STSPSEL, ACKD, ACKC i=0 to 3 Note: In I2C master mode, the port terminal is to be readable even if "1" is assigned to P62, P66, P71, P75 of the direction register : UiSMR register bit : UiSMR2 register bit : UiSMR4 register bit
Figure 1.106. I 2C mode functional block diagram
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 146 of 264
M30245 Group
I2C Bus interface mode
UARTi Special Mode Register (UiSMR) Bit 0 is the I2C mode select bit 1. When set to "1", ports operate respectively as the SDAi data transmit/receive pin, SCLi clock input/output pin and port. A delay circuit is added to SDAi transmission output, therefore after SCLi is at "L" level, SDAi output changes. In I2C master mode, port (SCLi) is designed to read pin level regardless of the content of the port direction register. SDAi transmission output is initially set to port in this mode. Furthermore, interrupt factors for the bus collision detection interrupt and UARTi transmission interrupt change respectively to the start/stop condition detection interrupts, acknowledge non-detection interrupt and acknowledge detection interrupt. The start condition detection interrupt is generated when the falling edge at the SDAi pin is detected while the SCLi pin is in "H" state. The stop condition detection interrupt is generated when the falling edge at the SDAi pin is detected while the SCLi pin is in the "H" state. The acknowledge non-detect interrupt is generated when the "H" level at the SDAi pin is detected at the 9th rise of the transmission clock. The acknowledge detect interrupt is generated when the "L" level at the SDAi pin is detected at the 9th fall of the transmission clock. Also, DMA transfer can be started when the acknowledge is detected if UARTi transmission is selected as the DMAi request factor. Bit 1 is the arbitration detection flag control bit. Arbitration detects a conflict between data transmitted at SCLi rise and data at the SDAi pin. This detect flag is allocated to bit 11 in UARTi transmit buffer register (addresses 036F16, 02EF16, 033F16, 032F16, 02FF16). It is set to "1" when a conflict is detected. With the arbitration lost detect flag control bit, it can be selected to update the flag in units of bits or bytes. When this bit is set to "1", update is set to units of byte. If a conflict is still detected, the arbitration lost detect flag control bit will be set to "1" at the 9th rise of the clock. When updating in units of byte, always clear ("0" interrupt) the arbitration lost detect flag control bit after the first byte has been acknowledge but before the next byte starts transmitting. Bit 2 is the bus busy flag. It is set to "1" when the start condition is detected, and reset to "0" when the stop condition is detected. Bit 3 is the SCLi L synchronization output enable bit. When this bit is set to "1", the port data register is set to "0" in sync with the "L" level at the SCLi pin. Bit 4 to Bit 6 : These are not used in I2C bus interface mode. See "IE mode" section.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 147 of 264
M30245 Group
I2C Bus interface mode
UARTi Special Mode Register 2 (UiSMR2) Bit 0 is the I2C mode select bit 2. Table 1.50 lists the control changes by bit when the I2C mode select bit is "1". Start and stop condition detection timing characteristics are shown in Figure 1.107.
Table 1.50. Functions changed by I 2C mode select bit 2
Function Interrupt numbers 13, 15, 17, 19 factor Interrupt number 2, 8, 10, 21 factor DMA factor Data transfer timing from UART receive shift register to receive buffer UART receive/ACK interrupt request generation timing
IICM2=0 Acknowledge not detected (NACK) Acknowledge detected (ACK) Acknowledge detected (ACK) Rising edge of the last bit of receive clock Rising edge of the last bit of receive clock
IICM2=1 UARTi transfer (rising edge of the last bit) UARTi receive (falling edge of the last bit) UARTi receive (falling edge of the last bit) Rising edge of the last bit of receive clock Rising edge of the last bit of receive clock
3 to 6 cyles < set up time (Note) 3 to 6 cycles < hold time (Note) Note: Cycle number shows main clock input oscillation frequency f(Xin) cycle number.
Set up time SCL SDA
(Start condition)
Hold time
SDA
(Stop condition)
Figure 1.107. Start/stop condition detect timing characteristics
Bit 1 is the clock synchronizing bit. When this bit is set to "1", if the falling edge is detected at pin SCLi while the internal SCL is "H", the internal SCL is changed to "L", the baud rate generator value is reloaded and the L sector count starts. Also, while the SCLi pin is "L", if the internal SCL changes from "L" to "H", baud rate generator stops counting. If the SCLi pin is "H", counting restarts. Because of this function, the UARTi transmit/receive clock takes the AND condition for the internal SCL and SCLi pin signals. This function operates from the clock half period before the first rise of the UARTi clock to the 9th rise. To use this function, select the internal clock as the transfer clock. Bit 2 is the SCL wait output bit. When this bit is set to "1", output from the SCLi pin is fixed to "L" at the clock's 9th fall. When set to "0", the "L" output lock is released. This bit is unavailable when SCLi is external clock. Bit 3 is the SDA output stop bit. When this bit is set to "1", an arbitration lost generated. If the arbitration lost detection flag is "1", the SDAi pin simultaneously becomes high impedance. Bit 4 is the UARTi initialize bit. While this bit is set to "1", the following operations are performed when the start condition is detected. • The transmit shift register is initialized and the content of the transmission register is transmitted to the transmission shift register. Transmission starts with the first bit of the next input clock. However, the UARTi output value does not change when the start condition is detected. It also doesn't change when the clock is input and when the first bit of data is output. • The receive shift register is initialized and reception starts with the first bit of the next input clock. • The SCL wait output is set to "1". The SCLi pin becomes "L" level at the fall of the 9th bit of the clock.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 148 of 264
M30245 Group
I2C Bus interface mode
When UART transmit/receive is started using this function, the content of the transmit buffer available flag does not change. Also, to use this function, select an external clock as the transfer clock. This bit is unavailable when SCLi is external clock. Bit 5 is SCL wait output bit 2. When this bit is set to "1" and serial I/O is selected, an "L" level can be output from the SCLi pin even during UART operation. When this bit is set to "0", the "L" output from the SCLi pin is cancelled and the UARTi clock is input and output. This bit is unavailable when SCLi is external clock. Bit 6 is the SDA output disable bit. When this bit is set to "1", the SDAi pin is forced to high impedance. Overwrite this bit at the rise of the UART transfer clock. The arbitration lost detection flag may be set. UARTi Special Mode Register 3 (UiSMR3) Bit 0 : Not used in I2C bus interface mode. See "SPI mode" section. Bit 1 is the clock phase set bit. When both the I2C mode select bit (bit 0 of UiSMR) and the I2C mode select bit 2 (bit 0 of UiSMR2) are "1", functions changed by these bits are shown in Table 1.51 and Figure 1.108. Bit 2 : Not used in I2C bus interface mode. See "SPI mode" section Bit 3 : Not used in I2C bus interface mode. Bit 4 : Not used in I2C bus interface mode. See "SPI mode" section. Bit 5 to 7 are the I2C SDAi digital delay setting bits. By setting these bits, it is possible to turn the SDAi delay OFF or set the f(Xin) delay to 2 to 8 cycles.
Table 1.51. Functions changed by clock phase set bits
Function SCL initial and last value Transfer interrupt factor Data transfer times from UART receive shift register to receive buffer register
CKPH=0, IICM=1, IICM2=1 Initial value = "H", last value = "H" Rising edge of 9th bit Falling edge of 9th bit
CKPH=1, IICM=1, IICM2=1 Initial value = "L", last value = "L" Falling edge of 10th bit Two-times: falling edge of 9th bit and rising edge of 9th bit
• CKPH= "0" (IICM=1, IICM2=1)
SCL SDA D7 D6 D5 D4 D3 D2 D1 D0 D8
Transmit interrupt
(Internal clock, transfer data 9 bits long and MSB first selected.) Receive interrupt
Transfer to UiRB register
• CKPH= "1" (IICM=1, IICM2=1)
SCL SDA D7 D6 D5 D4 D3 D2 D1 D0 D8
Transmit interrupt
(Internal clock, transfer data 9 bits long and MSB first selected.) Receive interrupt
Transfer to UiRB register
Figure 1.108. Function changed by clock phase set bits
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 149 of 264
M30245 Group
I2C Bus interface mode
UARTi Special Mode Register 4 (UiSMR4) Bit 0 is the start condition generate bit. When the SCL, SDA output select bit (bit 3 of UiSMR4) is "1" and this bit is "1", the start condition is generated. Bit 1 is the restart condition generate bit. When the SCL, SDA output select bit (bit 3 of UiSMR4) is "1" and this bit is "1", the restart condition is generated. Bit 2 is the stop condition generate bit. When the SCL, SDA output select bit (bit 3 of UiSMR4) is "1" and this bit is "1", the stop condition is generated. Bit 3 is SCL, SDA output select bit. Table 1.52 shows the functions that are changed by this bit. Figure 1.109 shows the functions changed by SCL, SDA output select bit. Bit 4 is ACK data bit. When the SCL, SDA output select bit (bit 3 of UiSMR4) is "0" and the ACK data output enable bit (bit 5 of UiSMR4) is "1", the content of ACK data bit is output to SDAi pin. Bit 5 is ACK data output enable bit. When the SCL, SDA output select bit (bit 3 of UiSMR4) is "0" and this bit is "1", the content of ACK data bit is output to SDAi pin. Bit 6 is SCL output stop bit. When this bit is "1", SCLi output is stopped at stop condition detection. (High-Z status). Bit 7 is SCL wait output bit 3. When this bit is "1", SCLi output is fixed to "L" at the falling edge of the 10th clock bit. When this bit is "0", SCLi output fixed to "L" is released. This bit is unavailable when SCLi is external clock.
Table 1.52. Functions changed by SCL, SDA output select bit
Function SCL, SDA output Start/stop condition interrupt factor
STSPSEL=0 Output of S I/O control circuit Start/stop condition detection
STSPSEL=1 Output of start/stop condition control circuit Completion of start/stop condition generation
Master mode (CKDIR = 0, STSPSEL = 1)
STSPSEL = 0 STSPSEL = 1 STSPSEL = 0 STSPSEL = 1 STSPSEL = 0
SCL
SDA
STAREQ =1 STPREQ = 1 Start condition detection interrupt Stop condition detection interrupt
Figure 1.109. Functions changed by SCL, SDA output select bit
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 150 of 264
M30245 Group
Serial Interface Special Function (SPI mode)
Serial Interface Special Function (SPI mode)
SPI mode related control bit UARTi Special Mode Register 3 (UiSMR3) Bit 0 is the SS port function enable bit. Set this bit to "1" to enable the slave select output. Bit 1 is the clock phase set bit. Bit 2 is the serial input port set bit. Bit 4 is the fault error flag. When this bit is "1", a fault error has been detected. Bit 3, 5 to 7 : Not used in SPI mode. UARTi can control communications on the serial bus using the SSi input pins. The master outputting the transfer clock transfers data to the slave inputting the transfer clock. To prevent a bus collision, the master floats the output pin of other slaves/masters using the SSi input pins. Figure 1.110 shows the SSi input pin factors between the master and slave. Slave mode (STxDi and SRxDi are selected, DINC="1") When an "H" level signal is input to an SSi input pin, the STxDi and SRxDi pins both become high impedance and the clock input is ignored. When an "L" level signal is input to an input pin, SSi clock input becomes effective and serial communications are enabled. Master mode (TxDi and RxDi are selected, DINC="0") The SSi input pins are used with a multiple master system. When an SSi input pin is "H" level, transmission has priority and serial communications are enabled. When an "L" signal is input to an SSi input pin, another master exists, and the TxDi, RxDi and CLKi pins become high impedance and the trouble error interrupt request bit becomes "1". Communications do not stop when a trouble error is generated during communications. To stop communications, set bit 0, 1, 2 of the UARTi transmit/receive mode register (addresses 03A816, 036816, 033816, and 032816) to "0".
IC1 P13 P12 P77(SS3) P76(CLK3) P75(RxD3) P74(TxD3) M30245 (M)
IC2
P77(SS3) P76(CLK3) P75(STxD3) P74(SRxD3) M30245 (S) IC3
P77(SS3) P76(CLK3) M :Master S :Slave P75(STxD3) P74(SRxD3) M30245 (S)
Figure 1.110. Example of serial bus communication control using SSi input pins
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 151 of 264
M30245 Group
Serial Interface Special Function (SPI mode)
Clock phase setting
With bit 1 of UARTi special mode register 3 and bit 6 of UARTi transmit/receive control register 0, four combinations of transfer clock phase and polarity can be selected. Bit 6 of UARTi transmit/receive control register 0 sets transfer clock polarity, whereas bit 1 of UiSMR3 register sets transfer clock phase. Transfer clock phase and polarity must be the same between the master and slave involved in the transfer. • Master (Internal clock) (DINC=0) Figure 1.111 shows the transmit and receive timing. • Slave (External clock) (DINC=1) When "0" for CKPH bit (bit 1 of UiSMR3) is selected and SSi input pin is "H" level, output data is high impedance. When an SSi input pin is "L" level, the serial transmission start condition is satisfied even though output is indeterminate and serial transmission is synchronized with the clock. Figure 1.112 shows the timing. When "1" is selected for CLPH bit and SSi input pin is "H" level, output data is high impedance. When an SSi input pin is "L" level, the first data is output and serial transmission is synchronized with the clock. Figure 1.113 shows the timing.
Master SS input
"H" "L"
"H" Clock output (CKPOL=0, CKPH=0) "L"
"H" Clock output (CKPOL=1, CKPH=0) "L"
"H" Clock output (CKPOL=0, CKPH=1) "L"
"H" Clock output (CKPOL=1, CKPH=1) "L" "H" "L"
Data output timing
D0
D1
D2
D3
D4
D5
D6
D7
Data input timing
Figure 1.111. Transmit/receive timing in master mode (Internal clock)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 152 of 264
M30245 Group
Serial Interface Special Function (SPI mode)
SS input
"H" "L"
"H" Clock input (CKPOL=0, CKPH=0) "L"
"H" Clock input (CKPOL=1, CKPH=0) "L"
Data output timing
(Note)
"H" "L"
Highinpedance
D0
D1
D2
D3
D4
D5
D6
D7
Highinpedance
Data input timing
Indeterminate
Note :UART2, (P70, P71) output is an N-channel open drain and needs to be pulled-up externally.
Figure 1.112. Transmit/receive timing (CKPH=0) in slave mode (External clock)
"H"
SS input
"L"
"H" Clock input (CKPOL=0, CKPH=0) "L"
"H" Clock input (CKPOL=1, CKPH=0) "L"
Data output timing (Note) Data input timing
"H" "L"
Highinpedance
D0
D1
D2
D3
D4
D5
D6
D7
Highinpedance
Note :UART2 (P70, P71) output is an N-channel open drain and needs to be pulled-up externally.
Figure 1.113. Transmit/receive timing (CPKH=1) in slave mode (External clock)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 153 of 264
M30245 Group
IE mode
lE Mode (UiSMR) Bit 0 to 3 : Not used in IE mode. Bit 4 is the bus collision detection sampling clock select bit. The bus collision detection interrupt is generated when RxDi and TxDi level conflict with each other. When this bit is "0", a conflict is detected in sync with the rise of the transfer clock. When this bit is "1", detection is made when Timer Aj (Timer A3:UART0, Timer A4:UART1, Timer A0:UART2, Timer A3:UART3 and Timer A4:UART4) underflows. Timer Aj (one-shot mode) should be triggered with corresponding RxDi pin by connecting RxDi pin to TAjIN pin. The operation is shown in Figure 1.114. Bit 5 is the transmission enable bit automatic clear select bit. By setting this bit to "1", the transmission bit is automatically reset to "0" when the bus collision detection interrupt factor bit is "1" (when a conflict is detected). Bit 6 is the transmit start condition select bit. By setting this bit to "1", TxDi transmission starts in sync with the rise at the RxDi pin.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 154 of 264
M30245 Group
IE mode
(1) UiSMR register ABSCS bit (bus collision detect sampling clock select)
If ABSCS=0, bus collision is determined at the rising edge of the transfer clock Transfer clock
ST D0 D1 D2 D3 D4 D5 D6 D7 D8
(i=0 to 3)
SP
TxDi RxDi Timer Aj
If ABSCS=1, bus collision is determined when timer Aj (one-shot timer mode) underflows.
Input to TAjIN
Timer Aj : timer A3 when UART0; timer A4 when UART1; timer A0 when UART2; timer A3 when UART3)
(2) UiSMR register ACSE bit (auto clear of transmit enable bit)
Transfer clock
ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
TxDi RxDi Bus collision detect interrupt request bit UiC1 register TE bit
If ACSE bit=1, (automatically clear when bus collision occurs), the TE bit is cleared to “0” (transmission disabled) when the UiBCNIC register’s IR bit=1 (unmatching detected).
(3) UiSMR register SSS bit (Transmit start condition select)
If SSS bit=0, the serial I/O starts sending data one transfer clock cycle after the transmission enable condition is met. Transfer clock
ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
TxDi
Transmission enable condition is met If SSS bit=1, the serial I/O starts sending data at the rising edge (Note 1) of RxDi CLKi
ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
TxDi RxDi
(Note 2)
Note 1: The falling edge of RxDi when IOPOL=0; the rising edge of RxDi when IOPOL=1. Note 2: TheTransmit condition must be met before the falling edge (Note 1) of RxD. This diagram applies to the case where IOPOL=1 (reserved).
Figure 1.114. Bus collision Detect Function-Related Bits
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 155 of 264
M30245 Group
Serial Sound Interface
Serial Sound Interface
Serial Sound Interface is a synchronous serial data interface used primarily for transferring digital audio data. This functional block is compatible with the I2S standard but also adds some extra configurability for custom interfaces. A channel is any single output of an audio system. For example, the left and right speakers are the two channels of a simple stereo audio system. The bus has 4 lines: • Continuous serial clock (SCK); • Word (channel) select (WS); • Serial data out (XMT); • Serial data in (RX). The channel being transmitted changes on every transition of WS. A Serial Sound Interface-based communication system has two Serial Sound Interfaces and a master controller which generates both SCK and WS. A Serial Sound Interface which generates the controls (SCK and WS) along with its transmit and receive signals is operating as a master. A Serial Sound Interface which uses external control signals is operating as a slave. The Serial Sound Interface on this device operates only as a slave. Figure 1.115 shows a high level system diagram of a Serial Sound Interface setup and its associated waveforms when configured for six channels.
Serial Sound Interface Master SCK WS XMT RX
Serial Sound Interface Slave SCK WS RX XMT
SCK
WS
LSB
MSB
LSB
MSB
LSB
MSB
LSB
MSB
LSB
MSB
LSB
MSB
LSB
MSB
CH6
CH1
CH2
CH3
CH4
CH5
CH6
CH1
Figure 1.115. Serial Sound Interface System diagram
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 156 of 264
M30245 Group
Serial Sound Interface
Data transmission format The transmitter/receiver must change channels on every WS transition. If the number of SCKs within a WS high/low period exceeds the channel width (set by the user via mode bits), the transmitter continues to transmit '0's, while the receiver will stop receiving data until the next WS edge. However, if the number of SCKs falls short, both the transmitter and the receiver will immediately switch to the next channel transmit and receive, respectively. The Serial Sound Interface architecture is shown in Figure 1.116.
MCU Bus
Data Interface
16/32 Bit
To ICU (DMATRIG)
16/32 Bit Right buffer
Left buffer
Interrupt generator
Load
Load on WS edge
Number of Interrupts
Channel width
16 24 32
Shift register
XMT
MCU write width Byte Word 2 4 3 6 4 8
SCK
Shift register
RX
Store on WS edge
Sto
re
SCK
WS
Interrupt generator
Left buffer
Right buffer
Rate Feedback counter
To ICU (DMATRIG)
Rate Feedback register
Data Interface
MCU Bus
Figure 1.116. Serial Sound Interface architecture
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 157 of 264
M30245 Group
Serial Sound Interface
The following features are supported via firmware controlled mode bits: • Simultaneous transmit and receive (through separate transmit and receive pins) synchronized to the same SCK and WS signals. • Transmit/receive data and WS synchronized to the rising edge or the falling edge of SCK as shown in Figure 1.117. • Transmit and receive synchronized to the rising or the falling edge of WS as shown in Figure 1.118. • Normal or delayed WS: WS transitions one SCK period before a channel change (normal mode) or concurrently with a channel change (delayed mode) as shown in Figure 1.119. • Automatic interrupt on a channel change and on every access to the data buffer (transmit/receive) until each data buffer byte is accessed. • Channel widths of 32, 24, and 16 bits. • MSB or LSB first transmit and receive. • Multiple receive formats: if the number of SCKs in a WS high/low period is less than the channel width, the data can be placed either MSB or LSB justified as shown in Figure 1.120. • Rate feedback: when used with the USB interface, the Serial Sound Interface can count the number of WS’s or SCK’s per USB frame.
Data/WS synchronized to rising edge (SCKP = 1)
SCK Data WS
Data/WS synchronized to falling edge (SCKP = 0) SCK Data
WS
F igure 1.117. Transmit and receive data (and WS) synchronized to SCK
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 158 of 264
M30245 Group
Serial Sound Interface
Case I: XMTEM/RXEN goes high while WS is low SCK WS
XMTEN/RXEN
XMT/RX WSP = 0
Falling edge synchronized start
Channel 0
Channel 1
XMT/RX WSP = 1
Rising edge synchronized start
Channel 0
Channel 1
Channel 2
Case II: XTEN/RXEN goes high while WS is high SCK WS
XMTEN/RXEN
XMT/RX WSP = 0 XMT/RX WSP = 1
Falling edge synchronized start
Channel 0 Rising edge synchronized start
Channel 1
Channel 2
Channel 0 Note 1: SCK must be active before XMTEM/RXEN. Note 2: WS (min) pulse width is always greater than or equal to 3 SCK periods.
Channel 1
Figure 1.118. Transmit and receive data synchronized to WS
SCK
Data
(Note)
LSB
R-channel
MSB
MSB-1
L-channel
LSB
MSB
R-channel
WS (Normal)
WS (Delayed)
Note: R channel and L channel are used to indicate channel change on WS edge only.
Figure 1.119. WS normal or delayed transitions
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 159 of 264
M30245 Group
Serial Sound Interface
Case I : MSB - first receive data (Note)
SCK
MSB first data on RX line
23
22
21
5
4
23
WS
23 MSB first MSB justified Data buffer 19
22 18
21 17
20 16
19 15
18 14
17 13
16 12
4 4
3 0
2 0
1 0
0 0
23 MSB first LSB justified Data buffer 0
22 0
21 0
20 0
19 23
18 22
17 21
16 20
4 8
3 7
2 6
1 5
0 4
Case II : LSB - first receive data (Note)
SCK
LSB first data on RX line
0
1
2
18
19
0
WS
23 LSB first MSB justified Data buffer 19
22 18
21 17
20 16
19 15
18 14
17 13
16 12
4 0
3 0
2 0
1 0
0 0
23 LSB first LSB justified Data buffer 0
22 0
21 0
20 0
19 19
18 18
17 17
16 16
4 4
3 3
2 2
1 1
0 0
Channel width set to 24 bits (MCU mode bits)
Note: These example formats show the effects of the receiver settings on the received data when fewer than expected SCKs arrive for each channel. WS is shown 'LOW' for this example.
Figure 1.120. Receiver setting effects
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 160 of 264
M30245 Group
Serial Sound Interface
Overview The Serial Sound Interface is a serial data communication system. The parallel (MCU bus) to serial data conversion is accomplished by the shift registers. Figure 1.116 shows a description of each component of the Serial Sound Interface architecture. There are separate 32- bit shift registers for transmit and receive for full duplex operation. Each shift register can be configured for 32, 24, or 16 bits as defined by the channel width mode bits. The shift register loads (or stores for receiver) data from the data buffers on every WS edge. The first load and bit-shift begins on the first "valid" edge of WS (as defined by the mode bits) after the transmit/receive mode bits are set (see Figure 1.122). Therefore, the transmit data buffers must be loaded prior to enabling the transmitter to ensure that the first transmit contains valid data. Both the transmitter and receiver have their own set of data buffers. There are two data buffers (left and right) so that, on special conditions when the MCU is handling a higher priority task, additional time is available (channel width X TSCK) before there is data underflow or overflow. The shift register always loads from or stores to the left buffer first and alternates between the two buffers on every edge of WS. The placement of data within the buffers is described in detail in the Data Path section. The interrupt generator is a state machine which controls the data interface. The state machine makes the data transfer to or from the peripheral more efficient by generating interrupts until all the data needed for the data buffer has been accessed. The interrupt can be set up to be a DMA trigger for more efficient data transfer. The interrupt generator also tracks the read/write width (byte/word) so that no additional control is needed. The interrupt is first generated when a data word is loaded from the data buffer to the shift register (transmitter) or data are stored from the shift register into the data buffer (receiver). When the MCU is finished accessing (as a response to the interrupt) another interrupt is generated if the data buffer has not completely been accessed. For example, for a 24-bit transmitter, an interrupt is generated when the left buffer is loaded into the shift register. If the MCU writes a byte of data to the transmit buffer address, 8 of the 24 bits will be filled with new data. The interrupt generator triggers another interrupt causing the MCU to write more data. If this write is a 16-bit operation, no further interrupts are generated until the right buffer is loaded into the shift register. However, if the write operation is only 8 bit, then another interrupt is generated immediately. The data interface is used to simplify the data transfer process. The data buffer address is the same regardless of the actual data buffer width. The interface places the incoming or outgoing data in the correct position according to the channel width and the number of completed reads/writes for the data buffer. The operation of the data interface is demonstrated in the example below which is the case of 24-bit audio data with word writes. As previously explained, the state machine generates an interrupt when the left channel is loaded into the shift register for transmission. When the first word write occurs, the data interface places the data in the left buffer. Since 8 more bits are required to fully load the left buffer, another interrupt is generated. The MCU writes another word of data, of which one byte is placed in the left buffer. However, the remaining data is held in a temporary buffer within the data interface since the right channel may not be loaded into the shift register yet. If the data is not held in a temporary buffer but written to the right buffer, it would overwrite the untransmitted data in the right buffer. When the right buffer is eventually loaded into the shift register for transmission, the state machine generates an interrupt to request additional data. An MCU word write causes the data in the temporary buffer, as well as the data on the MCU data bus, to be placed in the right buffer. No further interrupts are generated because all data buffers are filled.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 161 of 264
M30245 Group
Serial Sound Interface
The data interface for the receiver behaves slightly different for the same case. When the receive shift register loads data into the left buffer, the state machine generates an interrupt. A word read from the MCU causes 16 bits to be read. The other 8 bits are latched into a temporary buffer. Latching the data into a temporary buffer empties the left buffer that provides additional time for the MCU to read the data without an overflow condition occurring. Even though there are unread bits, no interrupt is generated because a word read would read a byte from the right buffer which would be invalid data. The data in the right buffer is from the previous receive cycle and therefore invalid for the read cycle. Thus, the complete read of the left buffer is delayed until the right buffer is loaded by the receive shift register and the receive interrupts should be assigned higher priority than transmit if the Serial Sound Interface is set up for both transmit and receive. The Serial Sound Interface also contains a rate feedback mechanism which can be used to determine the rate of data transfer via the Serial Sound Interface relative to the USB. It consists of a 16-bit counter with either SCK or WS as the count source and a 16-bit register to store the count value. The count value is loaded into the register on each negative edge of SOF pulse generated by the USB core. The counter is also reset by the SOF pulse. The SOF pulse is a frame delimiter used in USB communication. Refer to the USB section for details. The value read from the register is the count from the immediately preceding USB frame. Figure 1.121 shows the Serial Sound Interface rate feedback registers and Serial Sound Interface transmit and receive data buffer registers. Figure 1.122. shows the Serial Sound Interface mode registers.
Serial Sound Interface transmit buffer register
(b15 b7 b8) b0 b7 b0
Symbol SSIiTXB (i = 0, 1)
Address 031516, 031416 037516, 037416 Function
When reset 000016
RW X O
Transmit data (Note) Note: Write only to even byte (8 bit) or entire word (16 bit).
Serial Sound Interface receive buffer register
(b15 b7 b8) b0 b7 b0
Symbol SSIiRXB (i = 0, 1)
Address 031716, 031616 037716, 037616 Function
When reset 000016
RW O X
Receive data (Note) Note: Read only from even byte (8 bit) or entire word (16 bit)
Serial Sound Interface rate feedback register
(b15 b7 b8) b0 b7 b0
Symbol SSIiRF (i = 0, 1)
Address 031916, 031816 037916, 037816 Function
When reset 000016
RW O X
Rate feedback counter value
Figure 1.121. Serial Sound Interface related registers (1)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 162 of 264
M30245 Group
Serial Sound Interface
Serial Sound Interface mode register 0
b7 b6 b5 b4 b3 b2 b1 b0
Symbol SSIiMR0 (i = 0, 1) Bit symbol SSIEN Bit name
Address 031016, 037016 Function 0 : Disable 1 : Enable 0 : Disable 1 : Enable 0 : Disable 1 : Enable 0 : Disable 1 : Enable
b5 b4
When reset 0016 R O W O
Serial Sound Interface enable bit
XMTEN
Transmitter enable bit
O
O
RXEN
Receiver enable bit
O
O
RFBEN
Rate feedback counter enable bit
O
O
CWID0
Channel width select bit 0
CWID1
Channel width select bit 1
0 0 : 32 bit 0 1 : 24 bit 1 0 : Reserved 1 1 : 16 bit 0 : LSB first 1 : MSB first 0 : LSB justified 1 : MSB justified
O
O
O O
O O
RFMT0
Receiver format select bit 0
RFMT1
Receiver format select bit 1
O
O
Serial Sound Interface mode register 1
b7 b6 b5 b4 b3 b2 b1 b0
Symbol SSIiMR1 (i = 0, 1) Bit symbol XMTFMT Bit name
Address 0311 16, 037116 Function 0 : LSB first 1 : MSB first Always set to "0"
When reset 0016 R O W O
00
0
Transmit format select bit
Reserved Rate feedback counter source
O
O
RFBSRC
0 : SCK 1 : WS 0 : Negative edge 1 : Positive edge 0 : Negative edge 1 : Positive edge 0 : DelayedWS 1 : NormalWS Always set to "0"
O
O
SCKP
SCK polarity
O
O
WSP
WS polarity
O
O
WSDLY
WS delay
O O
O O
Reserved
Figure 1.122. Serial Sound Interface related registers (2)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 163 of 264
M30245 Group
Serial Sound Interface
Data Path The data path is designed to work with the USB on this device. Because the Serial Sound Interface is an audio interface, the USB audio class device specifications are used to define the data path. USB audio data can be multiple types: PCM, a-law, u-law, MPEG, AC-3, IEC 1937, etc. However, the data are always left (MSB) justified. '0's are padded to the LSB end to meet byte boundaries or packet size requirements. The USB data are transmitted as MSB first in standard formats. Therefore, for basic stereo data with 24-bit resolution (L23 - L0 and R23 - R0) should arrive or set up in the USB FIFO. Table 1.53 lists the USB FIFO data setup. Table 1.54 lists the Serial Sound Interface buffer data.
Table 1.53. USB FIFO data setup
FIFO ADDRESS (offset from endpoint start address) 0 1 2 3 4 5 6 7 8 9 10 11 ... ... ...
FIFO DATA L7 - L0 L15 - L8 L23 - L16 R7 - R0 R15 - R8 R23 - R16 L7 - L0 L15 - L8 L23 - L16 R7 - R0 R15 - R8 R23 - R16 ... L7 - L0 ...
Comments Sample 0
Sample 1
... Sample n ...
Table 1.54. Serial Sound Interface buffer data
Left Buffer Byte 2 L23 - L16 Byte 1 L15 - L8 Byte 0 L7 - L0 Byte 2 R23 - R16
Right Buffer Byte 1 R15 - R8 Byte 0 R7 - R0
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 164 of 264
M30245 Group
Serial Sound Interface
The USB FIFO is read using word accesses and each word is written to the transmit buffer. Table 1.55 lists the USB FIFO sequence operation. Note that DB refers to the MCU data bus.
Table 1.55. USB FIFO sequence operation
Left Buffer OPERATION Byte 2
(L23-L16)
Right Bufferi Byte 0
(L7-L0)
Byte 1
(L15-L8)
Byte 2
(R23-R16)
Byte 1
(R15-R8)
Byte 0
(R7-R0)
First Word Write Second Word Write Third Word Write DB7 - DB 0
DB15 - DB8
DB7 - DB 0 DB15 - DB 8 DB15 - DB 8 DB7 - DB 0
Data are placed in the buffer from the least significant byte to the most significant byte with the left buffer written first. If the write operation is a word, the lower order data bus bits (DB7-DB0) are treated as more significant than the higher order data bus bits (D15-DB8). This is compatible with the USB. The same operation sequences occur for the receive buffer read. On a byte access, data are placed on the bus with the most significant byte first. If the access is a word read, the lower order data bus bits (DB7-DB0) are treated as more significant.
Precautions
•
Entering wait mode with the SSI active can produce unpredictable data transfers. Make sure to disable the SSI transmitter and receiver before entering wait mode, and re-enable the transmitter and receiver after exiting wait mode.
• For flash memory version SSI transmission data must be latched as the following timing by a receiver.
- SCKP=0 (falling edge) : within 3 BCLK cycles from the rising edge of SCK - SCKP=1 (rising edge) : within 3 BCLK cycles from the falling edge of SCK
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 165 of 264
M30245 Group
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
DMA request for a write to the next Lch data(L 1 (31) t o L1 (16) ) DMA request for a write to the next Rch data(R 1 (31) t o R1 (16)) Cleared to "0" when DMA request is accepted DMA request for a write to the next Rch data(R 1 (15) t o R1 (0) ) L0(31) R0(0) R0(1) R0(2) R0(3) R0(4) R0(5) R0(6) R0(7) R0(8) R0(31) L1(0) L1(1) L1(2) L1(3) L1(4) L1(5) L1(6) L1(7) L1(8) L1(31) R1(0)
WSDLY="0" (Delayed WS) WSP="0" (Negative edge) SCKP="0" (Negative edge)
XMITFMT="0" (LSB first) RFBEN="0"(Rate feedback counter disable) Word write
CWID1/CWID0="00"(32bit)
SCK
WS
DMA request trigger (internal signal)
(Note)
DMA request bit
Figure 1.123. DMA request timing in 32/24/16 bit width (transmission)
page 166 of 264
Transmit L0 (31) t o L0 (0) Transmit R0 (31) t o R0 (0)
DMA request for a write to the next Lch data(L 1 (23) t o L1 (16) ), Rch data(R1 (7) t o R1 (0) ) Cleared to "0" when DMA request is accepted DMA request for a write to the next Rch data(R 1 (23) t o R1 (8) ) R0(0) R0(1) R0(2) R0(3) R0(4) R0(5) R0(6) R0(7) R0(8) R0(23) L1(0) L1(1) L1(2) L1(3) L1(4) L1(5) L1(6) L1(7) L1(8) L1(23) L0(23)
(Note)
Cleared to "0" when DMA request is accepted DMA request for a write to the next Lch data(L 1 (15) t o L1 (0) )
XMT
L0(0)
L0(1) L0(2) L0(3) L0(4) L0(5) L0(6) L0(7) L0(8)
CWID1/CWID0="01"(24bit)
SCK
WS
DMA request trigger (internal signal)
(Note)
DMA request bit
(Note)
Cleared to "0" when DMA request is accepted DMA request for a write to the next Lch data(L 1 (15) t o L1 (0) )
XMT Transmit L0 (23) t o L0 (0) Transmit R0 (23) t o R0 (0)
L0(0)
L0(1) L0(2) L0(3) L0(4) L0(5) L0(6) L0(7) L0(8)
R1(0)
CWID1/CWID0="11"(16bit)
SCK
WS
DMA request trigger (internal signal)
(Note)
Cleared to "0" when DMA request is accepted DMA request for a write to the next Rch data(R 1 (15) t o R1 (0) ) R0(0) R0(1) R0(2) R0(3) R0(4) R0(5) R0(6) R0(7) R0(8) R0(15) L1(0) L1(1) L1(2) L1(3) L1(4) L1(5) L1(6) L1(7) L1(8) L1(15) R1(0)
DMA request bit
(Note)
Cleared to "0" when DMA request is accepted DMA request for a write to the next Lch data(L 1 (15) t o L1 (0) ) L0(2) L0(3) L0(4) L0(5) L0(6) L0(7) L0(8) L0(15)
XMT Transmit L0 (15) t o L0 (0)
L0(0)
L0(1)
Transmit R0 (15) t o R0 (0)
Serial Sound Interface
Note : DMA request trigger and DMA request bit are synchronized not to SCLK but to BCLK.
M30245 Group
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
DMA request for a read from Lch data(L 0 (31) t o L0 (16)) DMA request for a read from Rch data (R0 (31) t o R0 (16)) Cleared to "0" when DMA request is accepted DMA request for a read from Lch data(L 0 (15) t o L0 (0) ) L0(31) R0(0) R0(1) R0(2) R0(3) R0(4) R0(5) R0(6) R0(7) R0(8) R0(31) L1(0) Cleared to "0" when DMA request is accepted DMA request for a read from Rch data(R0 (15) t o R0 (0)) L1(1) L1(2) L1(3) L1(4) L1(5) L1(6) L1(7) L1(8) L1(31) R1(0)
WSDLY="0" (Delayed WS) WSP="0" (Negative edge) SCKP="0" (Negative edge)
RFMT1="0"(LSB justified) RFMT0="0"(LSB first) RFBEN="0"(Rate feedback counter disable) Word Read
CWID1/CWID0="00"(32bit)
SCK
WS
Figure 1.124. DMA request timing in 32/24/16 bit width (reception)
page 167 of 264
Receive L0 (31) t o L0 (0) Receive R0 (31) t o R0 (0) Receive L1 (31) t o L1 (0)
DMA request for a read from Rch data (R0 (23) t o R0 (8)) Cleared to "0" when DMA request is accepted DMA request for a read from Lch data(L 0 (15) t o L0 (0)) L0(23) R0(0) R0(1) R0(2) R0(3) R0(4) R0(5) R0(6) R0(7) R0(8) R0(23) Cleared to "0" when DMA request is accepted DMA request for a read from Lch data(L0 (23) t o L0 (16)) , Rch data(R0(7) t o R0 (0)) L1(0) L1(1) L1(2) L1(3) L1(4) L1(5) L1(6) L1(7) L1(8) L1(23)
DMA request trigger (internal signal)
DMA request bit
RX
L0(0)
L0(1) L0(2) L0(3) L0(4) L0(5) L0(6) L0(7) L0(8)
CWID1/CWID0="01"(24bit)
SCK
WS
DMA request trigger (internal signal)
DMA request bit
RX
L0(0)
L0(1) L0(2) L0(3) L0(4) L0(5) L0(6) L0(7) L0(8)
R1(0)
Receive L0 (23) t o L0 (0)
Receive R0 (23) t o R0 (0)
Receive L1 (23) t o L1 (0)
CWID1/CWID0="11"(16bit)
SCK
WS
DMA request trigger (internal signal)
DMA request bit
Cleared to "0" when DMA request is accepted DMA request for a read from Lch data(L 0 (15) t o L0 (0)) L0(15) R0(0) R0(1) R0(2) R0(3) R0(4) R0(5) R0(6) R0(7) R0(8) R0(15) Cleared to "0" when DMA request is accepted DMA request for a read from Lch data(R0 (15) t o R0 (0)) L1(0) L1(1) L1(2) L1(3) L1(4) L1(5) L1(6) L1(7) L1(8) L1(15) R1(0)
RX
L0(0)
L0(1) L0(2) L0(3) L0(4) L0(5) L0(6) L0(7) L0(8)
Serial Sound Interface
Receive L0 (15) t o L0 (0)
Receive R0 (15) t o R0 (0)
Receive L1 (15) t o L1 (0)
M30245 Group
A/D converter
A/D converter
The A/D converter consists of one 10-bit successive approximation A/D converter circuit with a capacitive coupling amplifier. Pins P100 to P107 function as the analog signal input pins. Set the direction registers corresponding to a pin with A/D conversion to input. The result of an A/D conversion is stored in the AD registers of the selected pins. Table 1.56 shows the performance of the A/D converter. Figure 1.125 shows the block diagram of the A/D converter, and Figure 1.126 and Figure 1.127 show the A/D converter-related registers.
Table 1.56. A/D Converter performance
Item A/D conversion method Analog input voltage (Note 1) Operating clock ΦAD (Note 2) Resolution Non-linear accuracy • • • • • One-shot mode Repeat mode Single sweep mode Repeat sweep mode 0 Repeat sweep mode 1
Performance Successive approximation (capacitive coupling amplifier) 0V to AVcc (Vcc) fAD, fAD/2, fAD/3, fAD/4 8-bit or 10-bit (selectable) fAD=f(Xin)
Operating modes
Analog input pins
8 pins (AN0 to AN7) • Software trigger -A/D conversion startswhen the A/D conversion start flag changes to "1" • External trigger (canberetriggered) -A/D conversion startswhen AD TRG/P93 input changes from "H" to "L" (Note 3) • Without sample and hold function 8-bit resolution: 49 ΦAD cycles 10-bit resolution: 59 ΦAD cycles • With sampleand hold function 8-bit resolution: 28 ΦAD cycles 10-bit resolution: 33 ΦAD cycles
A/D conversion start condition
Conversion speedper pin
Note 1: Doesnot depend on use of sample and hold function. Note 2: Whenf(Xin) is over 10 MHz, the ΦAD frequency must be set under 10MHz with the frequency select bits (bits 7 at 03D616 and bit 4 at 03D716). Without the sample and hold function, set the ΦAD to 250kHz or higher. With the sample and hold function, set the ΦAD frequency to 1 MHz or higher. Note 3: Set the port direction register to input.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 168 of 264
M30245 Group
A/D converter
AN0 AN1 AN2 AN3 P10 AN4 AN5 AN6 AN7 Address (03C116, 03C016) (03C316, 03C216) (03C516, 03C416) (03C716, 03C616) (03C916, 03C816) (03CB16, 03CA16) (03CD16, 03CC16) (03CF16, 03CE16) AD control register 0 (address 03D616)
000 001 010 011 100 101 110 111 ADCON0 : CH2, CH1, CH0
Comparator AD register 0 AD register 1 AD register 2 AD register 3 AD register 4 AD register 5 AD register 6 AD register 7 Successive conversion register
Decoder
Resistor ladder AD control register 1 (address 03D716)
fAD
1/3
fAD/3
1 1 0
φ AD
0 CKS1
fAD/2
fAD
1/2
1/2
fAD/4
1 0
CKS0
Figure 1.125. A/D converter block diagram
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 169 of 264
M30245 Group
A/D converter
AD control register 0 (Note 1)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol ADCON0
Address 03D616 Bit Name
b2 b1 b0
When reset 0016 Function
Bit Symbol
RW
CH0
CH1
Analog input pin select bit
CH2
0 0 0 0 1 1 1 1 0 0 1 1
0 0 1 1 0 0 1 1
0 : AN0 1 : AN1 0 : AN2 1 : AN3 0 : AN4 1 : AN5 0 : AN6 1 : AN7
O
O
(Note 2, 3)
O
O
O
O
b4 b3
MD0 A/D operation mode select bit 0
MD1
0 : One-shot mode 1 : Repeat mode 0 : Single sweep mode 1 : Repeat sweep mode 0 Repeat sweep mode 1
(Note 2)
O
O
O
O
TRG
Trigger select bit
0 : Software trigger 1 : AD TRG trigger 0 : A/D conversion disabled 1 : A/D conversion enabled 0 : fAD/3 or fAD/4 is selected 1 : fAD/1 or fAD/2 is selected (Note 4)
O
O
ADST
A/D conversion start flag
O
O
CKS0
Frequency select bit (Note 5)
O
O
Note 1: If the AD control regsiter 0 is rewritten during A/D conversion, the conversion result is indeterminate. Note 2: When changing A/D operation mode, reset the analog input pin. Note 3: This bit is disabled in single-sweep mode, repeat-sweep mode 0 and repeat-sweep mode 1. Note 4: Set to "1" when ADTRG is selected. Note 5: When f(XIN) exceeds 10 MHz, the AD frequency must be set less than 10 MHz by dividing.
AD control register 1 (Note 1)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol ADCON1
Address 03D716 Bit Name
b1 b0
When reset 0016 Function
Bit Symbol
RW
SCAN0 A/D sweep pin select bit SCAN1 A/D operation mode select bit 1
0 0 1 1
0 : AN0, AN1 (AN0) 1 : AN0 to AN3 (AN0, AN1) (Note 2) 0 : AN0 to AN5 (AN0 to AN2) 1 : AN0 to AN7 (AN0 to AN3)
O
O
O
O
MD2
0 : Any mode other than repeat-sweep mode 1 O 1 : Repeat-sweep mode 1 0 : 8-bit mode 1 : 10-bit mode 0 : fAD/2 or fAD/4 is selected 1 : fAD/1 or fAD/3 is selected 0 : Vref not connected 1 : Vref connected O
O
BITS
8/10-bit mode select bit
O
CKS1
Frequency select bit (Note 3)
O
O
VCUT
Vref connect bit
O _
O _
Nothing is assigned. Write "0" when writing to these bits. The value is indeterminate when read.
Note 1: If the AD control regsiter 1 is rewritten during A/D conversion, the conversion result is indeterminate. Note 2: This bit is invalid in one-shot mode and repeat mode. Channels shown in parentheses are valid when repeat-sweep mode 1 (bit 2 = "1") is selected. Note 3: When f(XIN) exceeds 10 MHz, the AD frequency must be set less than 10 MHz by dividing.
Figure 1.126. A/D converter-related registers (1)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 170 of 264
M30245 Group
A/D converter
AD control register 2 (Note)
b7 b6 b5 b4 b3 b2 b1 b0
00
0
Symbol ADCON2
Address 03D416
Bit Name A/D conversion method select bit
When reset X00X0XX02
Bit Symbol
Function
0 :Without sample and hold 1 :With sample and hold
R
W
SMP
O
O
Nothing is assigned. Write "0" when writing to these bits. The value is indeterminate when read.
__
O O
Reserved
Must always be set to "0"
Nothing is assigned. Write "0" when writing to these bits. The value is indeterminate when read.
Reserved Must always be set to "0"
__
O O
Nothing is assigned. Write "0" when writing to this bit. The value is indeterminate when read.
__
Note : If the AD control register 2 is rewritten during A/D conversion, the conversion result is indeterminate.
AD register i (i = 0 to 7)
(b15) b7 (b8) b0 b7 b0
Symbol ADi (i = 0 to 7)
Address 03C016 to 03CF16
When reset Indeterminate
Function
Eight low-order bits of A/D conversion results During 10-bit mode: During 8-bit mode: Two high-order bits of A/D conversion results. The values are indeterminate when read.
RW
O X
O
X
Nothing is assigned. Write "0" when writing to these bits. The values are indeterminate when read.
_
_
Figure 1.127. A/D converter-related registers (2)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 171 of 264
M30245 Group
A/D converter
One-shot mode
In one-shot mode, the pin selected using the analog input pin select bit is used for one-shot A/D conversion. Table 1.57 shows the specifications of one-shot mode.
Table 1.57. One-shot mode specifications
Item Function Start condition Stop condition Interrupt request generation timing Input pin A/D converter results
Specification The pin selected by the analog input pin select bit is used for one A/D conversion. Writing "1" to A/D conversion start flag, external trigger. End of A/D conversion (A/D conversion start flag changes to "0" except when external trigger is selected) Writing "0" to A/D conversion start flag. End of A/D conversion. One of AN0 to AN7, as selected. Read AD register corresponding to selected pin.
Repeat mode
In repeat mode, the pin selected using the analog input pin select bit is used for repeated A/D conversion. Table 1.58 shows the specifications of repeat mode.
Table 1.58. Repeat mode specifications
Item Function Start condition Stop condition Interrupt request generation timing Input pin A/D converter results
Specification The pin selected by the analog input pin select bit is used for repeated A/D conversion. Writing "1" to A/D conversion start flag, external trigger. Writing "0" to A/D conversion start flag. None generated. One of AN0 to AN7, as selected. Read AD register corresponding to selected pin (at any time).
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 172 of 264
M30245 Group
A/D converter
Single sweep mode
In single sweep mode, the pins selected using the A/D sweep pin select bit are used for one-by-one A/D conversion. Table 1.59 shows the specifications of single sweep mode.
Table 1.59. Single sweep mode specifications
Item Function Start condition Stop condition Interrupt request generation timing Input pin A/D converter results
Specification The pins selected by the A/D sweep pin select bit are used for one-by-one A/D conversion. Writing "1" to A/D converter start flag, external trigger. End of A/D conversion (A/D conversion start flag changes to "0" except when external trigger is selected). Writing "0" to A/D conversion start flag. End of Sweep. AN0 and AN1 (2 pins), AN 0 to AN3 (4 pins), AN 0 to AN5 (6 pins), or AN0 to AN7 (8 pins). Read AD register corresponding to selected pin.
Repeat sweep mode 0
In repeat sweep mode 0, the pins selected using the A/D sweep pin select bit are used for repeat sweep A/D conversion. Table 1.60 shows the specifications of repeat sweep mode 0.
Table 1.60. Repeat sweep 0 specifications
Item Function Start condition Stop condition Interrupt request generation timing Input pin A/D converter results
Specification The pins selected by the A/D sweep pin select bit are used for repeat sweep A/D conversion. Writing "1" to A/D conversion start flag. Writing "0" to A/D conversion start flag. None generated. AN0 and AN 1 (2 pins), AN0 to AN3 (4 pins), AN 0 to AN5 (6 pins), or AN0 to AN 7 (8 pins). Read AD register corresponding to selected pin (at any time).
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 173 of 264
M30245 Group
A/D converter
Repeat sweep mode 1
In repeat sweep mode 1, all pins are used for A/D conversion with emphasis on the pin or pins selected using the A/ D sweep pin select bit. Table 1.61 shows the specifications of repeat sweep mode 1.
Table 1.61. Repeat sweep mode 1 specifications
Item
Specification All pinsperform repeat sweep A/D conversion with emphasis on the pin or pins selected by the A/D sweep pin select bit. AN 1 AN 0 AN 2 AN 0 AN 3 etc. Example: AN 0 selected: AN0 Writing "1" to A/D conversion start flag. Writing "0" to A/D conversion start flag. None generated. AN0 to AN 7. AN0 (1 pin) AN 0 and AN1 (2 pins), AN0 to AN 2 (3 pins), AN0 to AN 3 (4 pins). Read AD register corresponding to selected pin (at any time).
Function
Start condition Stop condition Interrupt request generation timing Input pin Pin emphasis A/D converter results
Resolution select function
8 or 10-bit mode select bit of AD control register 1 (bit 3 at address 03D716) When set to 10-bit precision, the low 8-bits are stored in the even addresses and the high 2 bits in the odd addresses. When set to 8-bit precision, the low 8 bits are stored in the even addresses.
Sample and hold
Sample and hold is selected by setting bit 0 of the AD control register 2 (address 03D416) to "1". When sample and hold is selected, the rate of conversion of each pin increases. As a result, a 28 fAD cycle is achieved with 8-bit resolution and 33 fAD with 10-bit resolution. Sample and hold can be selected in all modes. However, in all modes, be sure to specify before starting A/D conversion whether sample and hold is to be used.
Power consumption reduction function
The VREF connect bit (bit 5 at addresses 03D716) can be used to isolate the resistance ladder of the A/D converter from the reference voltage pin (VREF) when the A/D converter is not used. This stops any current from flowing into the resistance ladder from VREF, reducing the power dissipation. When using the A/D converter, start A/D conversion only after connecting VREF. Do not write A/D conversion start flag and VREF connect bit to "1" at the same time.
Precautions
•
Write to each bit (except bit 6) of AD control register 0, AD control register 1, and to bit 0 of AD control register 2
when A/D conversion is stopped (before a trigger occurs). When the VREF connection bit is changed from "0" to "1", wait 1 µs or longer before starting A/D conversion.
•
When changing A/D operation mode, select the analog input pin again.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 174 of 264
M30245 Group
A/D converter
•
Using one-shot mode or single sweep mode:
Read the corresponding AD register after confirming A/D conversion is finished. (Check the A/D conversion interrupt request bit.)
•
Using repeat mode, repeat sweep mode 0 or repeat sweep mode 1:
Use the undivided main clock as the internal CPU clock. When f(Xin) is faster than 10MHz, make the A/D frequency 10MHz or less by dividing.
Output impedance of sensor at A/D conversion (Reference value).
To carry out A/D conversion properly, charging the internal capacitor C shown in Figure 1.126 has to be completed within a specified period of time T. Let the output impedance of sensor equivalent circuit be R0, the microcomputer's internal resistance be R, the precision (error) of the A/D converter be X, and the A/D converter’s resolution be Y (Y is 1024 in the 10-bit mode, and 256 in the 8-bit mode).
t Vc is generally = VIN {1 - e - C(R0+R) } And when t = T, Vc = VIN - X VIN = VIN (1 - X) Y Y T X e= C(R0+R) Y T C(R0+R) = In X Y
Therefore, R0 = -
C
T -R In X
Y
With the model shown in Figure 1.128 as an example, when the difference between VIN and VC becomes 0.1LSB, we find impedance R0 when voltage between pins VC changes from 0 to VIN-(0.1/1024) VIN in time T. (0.1/1024) means that A/D precision drop due to insufficient capacitor charge is held to 0.1LSB at time of A/D conversion in the 10-bit mode. Actual error however is the value of absolute precision added to 0.1LSB. When f(Xin) = 10 MHz, T = 0.3 us in the A/D conversion mode with sample & hold. Output impedance R0 for sufficiently charging capacitor C within time T is determined as follows.
If T = 0.3µs, R = 7.8kΩ, C = 3pF, X = 0.1, and Y = 1024 Then R0 = 0.3 x 10-6 3.0 x 10-12 In 0.1 1024
_
7.8 x 103 = approximately 3.0 x 10 3
Thus, the allowable output impedance of the sensor circuit capable of thoroughly driving the A/D converter turns out to be approximately 3.0 kΩ. Table 1.62 and Table 1.63 show output impedance values based on the LSB values.
Internal circuit of microprocessor Sensor-equivalent circuit R0 VIN R (7.8k Ω)
C (3.0pF) VC
Figure 1.128. A circuit equivalent to the A/D conversion terminal
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 175 of 264
M30245 Group
A/D converter
Table 1.62. Output impedance values based on the LSB values (10-bit mode)
f(XIN) (MHz) Cycle (µs) T (Sampling time) R (Kohm) C(pF) Resolution (LSB) 0.1 0.3 0.5 0.3 (3 x cycle, sample and hold bit enabled 0.7 0.9 7.8 3.0 1.1 1.3 1.5 1.7 1.9 0.3 0.5 0.7 0.2 (2 x cycle, Sample and hold bit is enabled) 0.9 7.8 3.0 1.1 1.3 1.5 1.7 1.9 6.8 7.2 7.5 7.8 8.1 0.4 0.9 1.3 1.7 2.0 2.2 2.4 2.6 2.8 R0max (Kohm) 3.0 4.5 5.3 5.9 6.4
10
0.1
10
0.1
Table 1.63. Output impedance values based on the LSB values (8-bit mode)
f(XIN) (MHz) Cycle (µs) T (Sampling time) R (Kohm) C(pF) Resolution (LSB) 0.1 0.3 0.5 0.3 (3 x cycle, sample and hold bit enabled 0.7 0.9 7.8 3.0 1.1 1.3 1.5 1.7 1.9 0.1 0.3 0.5 0.7 10 0.1 0.2 (2 x cycle, Sample and hold bit is enabled) 0.9 7.8 3.0 1.1 1.3 1.5 1.7 1.9 4.4 4.8 5.2 5.5 5.8 10.5 11.1 11.7 12.1 12.6 0.7 2.1 2.9 3.5 4.0 R0max (Kohm) 4.9 7.0 8.2 9.1 9.9
10
0.1
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 176 of 264
M30245 Group
CRC Calculation Circuit
CRC calculation circuit
The Cyclic Redundancy Check (CRC) calculation circuit detects any errors in data blocks. The microcomputer uses a generator polynomial of CRC-CCITT (x16+ x12 + x5 + 1) or CRC-16 (x16+ x15 + x2 + 1) to generate CRC code. The CRC code is a 16-bit code generated for a block of a given data length in multiples of 8 bits. It is set in a CRC data register every time one byte of data is transferred to a CRC input register after writing an initial value into the CRC data register. Generation of CRC code for one byte of data is completed in two machine cycles. Figure 1.129 shows the block diagram of the CRC circuit. Figure 1.130 shows the CRC-related registers. Figure 1.131 shows an example of the CRC using CRC-CCITT.
CRC Snoop
The CRC circuit includes the ability to snoop reads and writes to certain SFR addresses. This can be used to accumulate the CRC value on a stream of data without using extra bandwidth to explicitly write data into the CRCIN register. For example, it may be useful to snoop the writes to a UART TX buffer, or the reads from a UART RX buffer. This can only be used on USB, UART and SSI registers. To snoop an SFR address, the target address is written to the CRC Snoop Address Register (CRCSAR). The two most significant bits of this register enable snooping on reads or writes to the target address. If the target SFR is written to by the CPU or DMA, and the CRC snoop write bit is set (CRCSW=1), the CRC will latch the data into the CRCIN register. The new CRC code will be set in the CRCD register. Similarly, if the target SFR is read by the CPU or DMA, and the CRC snoop read bit is set (CRCSR=1), the CRC will latch the data from the target into the CRCIN register and calculate the CRC. The CRC circuit can only calculate CRC codes on data one byte at a time. Therefore, if a target SFR is accessed in a word (16 bit) bus cycle, only the byte of data going to or from the target is snooped into CRCIN. The other byte of the word access is ignored. Note: CRC Snoop can only be used to snoop USB, UART and SSI related SFR registers.
Data bus high-order bits
Data bus low-order bits
Eight low-order bits
CRC data register (16)
Eight high-order bits
(Addresses 03BD16, 03BC16)
CRC code generating circuit x16 + x12 + x5 + 1 OR x16 + x15 + x2 + 1
Snoop Address
Snoop Block
CRC input register (8)
(Address 03BE16)
Enable
Equal?
Snoop enable
Address Bus
Figure 1.129. CRC circuit block diagram
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 177 of 264
M30245 Group
CRC Calculation Circuit
CRC data register
(b15) b7 (b8) b0 b7 b0
Symbol CRCD
Address 03BD16 to 03BC16
When reset Indeterminate
Function CRC calculation result output
Values that can be set 000016 to FFFF16
RW
OO
CRC input register
b7 b0
Symbol CRCIN
Address 03BE16
When reset Indeterminate
Function Data input
Values that can be set 0016 to FF16
RW
OO
CRC mode register
b7 b0
Symbol CRCMR Bit symbol Bit name
Address 03B616 Function
When reset 0XXXXXX02 RW OO __ OO
0 : x16 + x12 + x5 + 1 (CRC-CCITT) CRC mode polynomial CRCPS 1 : x16 + x15 + x2 + 1 (CRC-16) selection bit Nothing is assigned. Write "0" when writing to this bit. The value is indeterminate if read. 0 : LSB first mode CRCMS CRC mode selection bit 1 : MSB first mode
CRC snoop address register
(b15) b7 (b8) b0 b7 b0
Symbol CRCSAR
Address 03B516, 03B416
When reset 00XXXX?? ????????2
Bit symbol CRCSAR9-0
Bit name CRC Snoop address bits
Function SFR address to snoop (Note)
RW OO _ _
Nothing is assigned. Write "0" when writing to this bit. The value is indeterminate if read. CRCSR CRCSW CRC Snoop on read enable bit CRC Snoop on write enable bit 0 : Disabled 1 : Enabled 0 : Disabled 1 : Enabled
OO OO
Note: Only USB, UART and SSI related registers can be snooped
Figure 1.130. CRC-related registers
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 178 of 264
M30245 Group
CRC Calculation Circuit
b15
b0
(1) Setting 000016
CRC data register
CRCD [03BD16, 03BC16]
b7
b0
(2) Setting 0116
CRC input register
CRCIN [03BE16]
2 cycles After CRC calculation is complete
b15 b0
118916
CRC data register
CRCD [03BD16, 03BC16]
Stores CRC code
The code resulting from sending 0116 in LSB first mode is (1000 0000). Thus the CRC code in the generating polynomial, (X 16 + X12 + X5 + 1), becomes the remainder resulting from dividing (1000 0000) X 16 by (1 0001 0000 0010 0001) in conformity with the modulo-2 operation. LSB 1000 1000 1 0001 0000 0010 0001 1000 0000 0000 1000 1000 0001 1000 0001 1000 1000 1001 LSB 0000 0000 0000 0001 0001 0000 1 1000 0000 1000 0000 0 1 1000 MSB
MSB
Modulo-2 operation is operation that complies with the law given below. 0+0=0 0+1=1 1+0=1 1+1=0 -1 = 1
9
8
1
1
Thus the CRC code becomes (1001 0001 1000 1000). Since the operation is in LSB first mode, the (1001 0001 1000 1000) corresponds to 118916 in hexadecimal notation. If the CRC operation in MSB first mode is necessary, set the CRC mode selection bit to "1". CRC data register stores CRC code for MSB first mode.
b7
b0
(3) Setting 2316
CRC input register
CRCIN [03BE16]
After CRC calculation is complete
b15 b0
0A4116
CRC data register
CRCD [03BD16, 03BC16]
Stores CRC code
Figure 1.131. CRC example using CRC-CCITT (LSB first mode)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 179 of 264
M30245 Group
Programmable I/O Ports
Programmable I/O ports
There are 83 programmable I/O ports: P0 to P10 (excluding P85). Each port can be set independently for input or output using the direction register. A pull-up resistance for each block of 4 ports can be set. P85 is an input-only port and has no built-in pull-up resistance. Figure 1.132 to Figure 1.135 show the programmable I/O ports. Figure 1.136 shows the I/O pins. Each pin functions as a programmable I/O port and as the I/O for the built-in peripheral devices. To use the pins as the inputs for the built-in peripheral devices, set the direction register of each pin to input mode. When the pins are used as the outputs for the built-in peripheral devices, they function as outputs regardless of the contents of the direction registers. See the descriptions of the respective functions for how to set up the built-in peripheral devices.
Direction registers
Figure 1.137 shows the direction registers. These registers are used to choose the direction of the programmable I/O ports. Each bit in these registers corresponds one for one to each I/O pin. Note: There is no direction register bit for P85.
Port registers
Figure 1.138 shows the port registers. These registers are used to write and read data for input and output to and from an external device. A port register consists of a port latch to hold output data and a circuit to read the status of a pin. Each bit in port registers corresponds one for one to each I/O pin.
Pull-up control registers
Figure 1.139 shows the pull-up control registers. The pull-up control register can be set to apply a pull-up resistance to each block of 4 ports. When ports are set to have a pull-up resistance, the pull-up resistance is connected only when the direction register is set for input. However, in memory expansion mode and microprocessor mode, the pull-up control register of P0 to P3, P40 to P43, and P5 is invalid.
High drive capacity register
Figure 1.140 shows the Port P7 drive capacity register. Port P7 can be configured to drive an LED by increasing the drive strength of the corresponding N-channel transistor bits.
Port control register
Figure 1.141 shows the port control register. The bit 0 of port control resister is used to read Port P1: 0: When Port P1 is an input port, the port input level is read. When Port P1 is an output port, the contents of Port P1 register are read. 1: The contents of Port P1 register are always read. This register is valid for the external bus width which is 8 bits in microprocessor mode or memory expansion mode.
Unused pin connections
Table 1.64 lists an example of unused pins in single chip mode. Table 1.65 lists an example of unused pins in memory expansion mode. Figure 1.142 shows an example connection for unused pins.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 180 of 264
M30245 Group
Programmable I/O Ports
Pull-up selection Direction register P00 to P07
Data bus
Port latch
AND Flash control
(Note)
Pull-up selection AND flash port enable bit P10 to P12 Direction register
Port P1 control register
Data bus
Port latch
(Note)
AND Flash control logic
Pull-up selection P13 to P17 Direction register
Port P1 control register
Data bus
Port latch
(Note)
Pull-up selection Direction register P20 to P27, P30 to P37, P40 to P47, P50 to P54,P56 Data bus Port latch
(Note)
Note :
symbolizes a parasitic diode. Do not apply a voltage higher than Vcc to each port.
Figure 1.132. Programmable I/O ports (1)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 181 of 264
M30245 Group
Programmable I/O Ports
Pull-up selection Direction register P55, P93
Data bus
Port latch (Note1)
Input to respective peripheral functions
Pull-up selection P57, P60 to P67 P80, P81 Data bus Direction register
"1"
Output
Port latch
(Note)
Input to respective peripheral functions
P70, P71
Direction register "1" Data bus Port latch Output (Note2)
Input to respective peripheral functions
Drive capacity control register
Pull-up selection P72 to P77 Direction register
"1"
Output
Data bus
Port latch
(Note 1)
Input to respective peripheral functions
Drive capacity control register
Note :1 Note :2
symbolizes a parasitic diode. Do not apply a voltage higher than Vcc to each port. symbolizes a parasitic diode.
Figure 1.133. Programmable I/O ports (2)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 182 of 264
M30245 Group
Programmable I/O Ports
Pull-up selection P82 to P84 Direction register
Data bus
Port latch
(Note)
Input to respective peripheral functions
P85 Data bus NMI interrupt input (Note)
Pull-up selection Direction register P87
Data bus
Port latch (Note)
fc
Rf
Pull-up selection P86 Direction register "1" Data bus Port latch Output (Note)
Rd
Pull-up selection P90 Direction register
Data bus
Port latch (Note)
P90-second ATTACH UVcc Note : symbolizes a parasitic diode. Do not apply a voltage higher than Vcc to each port.
Figure 1.134. Programmable I/O ports (3)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 183 of 264
M30245 Group
Programmable I/O Ports
Pull-up selection P92 Direction register "1" Data bus Port latch Output (Note1)
P100 to P107
Pull-up selection Direction register
Data bus
Port latch (Note)
Analog input Input to respective peripheral functions
Note : symbolizes a parasitic diode. Do not apply a voltage higher than Vcc to each port.
Figure 1.135. Programmable I/O ports (4)
BYTE
BYTE signal input
(Note 2) (Note 1)
CNVSS
CNVSS signal input
(Note 2) (Note 1)
RESET
RESET signal input
(Note 1)
Note 1:
symbolizes a parasitic diode. Do not apply a voltage higher than Vcc to each pin. Note 2: A parasitic diode on the VCC side is added to the mask ROM version. Do not apply a voltage higher than Vcc to each pin.
Figure 1.136. I/O pins
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 184 of 264
M30245 Group
Programmable I/O Ports
Port Pi direction register (Note)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol PDi (i = 0 to 7, 10)
Address 03E216, 03E316, 03E616, 03E716, 03EA16 03EB16, 03EE16, 03EF16, 03F616 Function
When reset 0016 RW OO OO OO OO OO OO OO OO
Bit Symbol PDi_0 PDi_1 PDi_2 PDi_3 PDi_4 PDi_5 PDi_6 PDi_7 Note:
Bit Name Port Pi0 direction register Port Pi1 direction register Port Pi2 direction register Port Pi3 direction register Port Pi4 direction register Port Pi5 direction register Port Pi6 direction register Port Pi7 direction register
0 : Input mode (Functions as an input port) 1 : Output mode (Functions as an output port)
In memory expansion mode and microprocessor mode, the contents of corresponding Port Pi direction register of pins A0 to A19, D0 to D15, CS0 to CS3, RD, WRL/WR, WRH/BHE, ALE, RDY, HOLD HLDA and BCLK cannot be modified.
Port P8 direction register
b7 b6 b5 b4 b3 b2 b1 b0
Symbol PD8 Bit Symbol PD8_0 PD8_1 PD8_2 PD8_3 PD8_4 Bit Name Port P80 direction register Port P81 direction register Port P82 direction register Port P83 direction register Port P84 direction register
Address 03F216 Function
When reset 00X000002 RW OO OO OO OO OO _ _
0 : Input mode (Functions as an input port) 1 : Output mode (Functions as an output port)
Nothing is assigned. Write "0" when writing to this bit. The value is indeterminate if read. 0 : Input mode (Functions as an PD8_6 Port P86 direction register input port) 1 : Output mode (Functions as an PD8_7 Port P87 direction register output port)
OO OO
Port P9 direction register
b7 b6 b5 b4 b3 b2 b1 b0
Symbol PD9 Bit Symbol PD9_0 Bit Name Port P90 direction register
Address 03F316 Function
When reset XXXX00XX02 RW
0 : Input mode (Functions as an input port) 1 : Output mode (Functions as an output port)
OO
Nothing is assigned. Write "0" when writing to this bit. The value is "0" if read. PD9_2 PD9_3 Port P92 direction register Port P93 direction register 0 : Input mode (Functions as an input port) 1 : Output mode (Functions as an output port)
_
_
OO OO _ _
Nothing is assigned. Write "0" when writing to this bit. The value is "0" if read.
Figure 1.137. Direction registers
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 185 of 264
M30245 Group
Programmable I/O Ports
Port Pi register (Note 2)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol Pi (i = 0 to 7, 10)
Address 03E016, 03E116, 03E416, 03E516, 03E816 03E916, 03EC16, 03ED16, 03F416 Bit Name Function Data is input and output to and from each pin by reading the writing to and from each corresponding bit. 0 : "L" level data 1 : "H" level data (Note 1)
When reset 0016 RW OO OO OO OO OO OO OO OO
Bit Symbol Pi_0 Pi_1 Pi_2 Pi_3 Pi_4 Pi_5 Pi_6 Pi_7
Port Pi0 register Port Pi1 register Port Pi2 register Port Pi3 register Port Pi4 register Port Pi5 register Port Pi6 register Port Pi7 register
Note 1: Because P70 and P71 are N-channel open drain ports, the data are high-impedance. Note 2: In memory expansion mode and microprocessor mode, the contents of corresponding port Pi register of pins A0 to A 19, D0 to D15, CS0 to CS3, RD, WRL/WR, WRH/BHE, ALE, RDY, HOLD HLDA and BCLK cannot be modified.
Port P8 register
b7 b6 b5 b4 b3 b2 b1 b0
Symbol P8 Bit Symbol P8_0 P8_1 P8_2 P8_3 P8_4 P8_5 P8_6 P8_7 Bit Name Port P80 register Port P81 register Port P82 register Port P83 register Port P84 register Port P85 register Port P86 register Port P87 register
Address 03F016 Function Data is input and output to and from each pin by reading the writing to and from each corresponding bit. 0 : "L" level data 1 : "H" level data (except P85)
When reset 00X000002 RW OO OO OO OO OO OX OO OO
Port P9 register
b7 b6 b5 b4 b3 b2 b1 b0
Symbol P9 Bit Symbol P9_0 Bit Name Port P90 register Vbus detect state bit
Address 03F116 Function 0 : "L" level data 1 : "H" level data 0 : Not powered 1 : Powered (Note) 0 : "L" level data 1 : "H" level data 0 : "L" level data 1 : "H" level data
When reset Indeterminate RW OO OX OO OO _ _
VBDS
P9_2
Port P92 register Port P93 register
P9_3
Nothing is assigned. Write "0" when writing to these bits. The value is "0" if read.
Note: This pin cannot be used for GPI/O. This bit reads "0" when Vbus detect is disabled.
Figure 1.138. Port registers
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 186 of 264
M30245 Group
Programmable I/O Ports
Pull-up control register 0 (Note)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol PUR0
Address 03FC16 Bit Name P00 to P03 pull up P04 to P07 pull up P10 to P13 pull up P14 to P17 pull up P20 to P23 pull up P24 to P27 pull up P30 to P33 pull up P34 to P37 pull up Function
When reset 0016 RW OO OO OO OO OO OO OO OO
Bit Symbol PU00 PU01 PU02 PU03 PU04 PU05 PU06 PU07 Note:
The corresponding port is pulled high with a pull-up resistor 0 : Not pulled high 1 : Pulled high
In memory expansion and microprocessor mode, the contents of this register can be changed but the pull-up resistor is not connected.
Pull-up control register 1
b7 b6 b5 b4 b3 b2 b1 b0
Symbol PUR1
Address 03FD16 Bit Name P40 to P43 pull up (Note 3) P44 to P47 pull up P50 to P53 pull up (Note 3) P54 to P57 pull up P60 to P63 pull up P64 to P67 pull up P70 to P73 pull up (Note 1) P74 to P77 pull up Function
When reset (Note 2) 0016 RW OO OO OO OO OO OO OO OO
Bit Symbol PU10 PU1 1 PU12 PU13 PU14 PU15 PU16 PU17
The corresponding port is pulled high with a pull-up resistor 0 : Not pulled high 1 : Pulled high
Pull-up control register 2
b7 b6 b5 b4 b3 b2 b1 b0
Note 1: Pull-up is not available for P70 and P71 because they are N-channel open drain ports. Note 2: This register becomes 0216 when reset under the following conditions: a) Hardware reset: when Vcc is applied to the CNVss pin. b) Software reset: if bit 1 and bit 0 of processor mode register 0 (address 000416) are 102 or 112 before reset. Note 3: In memory expansion and microprocessor mode, the contents of this register can be changed but the pull-up resistor is not connected.
Symbol PUR2
Address 03FE16 Bit Name P80 to P83 pull up Function
When reset 0016 RW
Bit Symbol PU20 PU21 PU22
The corresponding port is pulled O O high with a pull-up resistor OO 0 : Not pulled high 1 : Pulled high P90 to P93 pull up (except P91) OO P84 to P87 pull up (except P85) _ _
Nothing is assigned. Write "0" when writing to these bits. The value is "0" if read. PU24 PU25 P100 to P103 pull up P104 to P107 pull up
The corresponding port is pulled O O high with a pull-up resistor 0 : Not pulled high OO 1 : Pulled high _ _
Nothing is assigned. Write "0" when writing to these bits. The value is "0" if read.
Figure 1.139. Pull-up control registers
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 187 of 264
M30245 Group
Programmable I/O Ports
Port 7 drive capacity register
b7 b6 b5 b4 b3 b2 b1 b0
Symbol P7DR
Address 03FA 16 Bit Name P70 LED drive capacity P71 LED drive capacity P72 LED drive capacity P73 LED drive capacity P74 LED drive capacity P75 LED drive capacity P76 LED drive capacity P77 LED drive capacity Function The N-channel high drive capacity is activated for the corresponding bit. 0 : Normal drive 1 : N-channel high drive
When reset 0016 RW OO OO OO OO OO OO OO OO
Bit Symbol P7DR0 P7DR1 P7DR2 P7DR3 P7DR4 P7DR5 P7DR6 P7DR7
Figure 1.140. High drive capacity register
Port control register
b7 b6 b5 b4 b3 b2 b1 b0
Symbol PCR Bit Symbol Bit Name
Address 03FF16 Function
When reset 0016 RW
PCR0
Port P1 control register
0 : When input port, read port input level. When output port, read the contents of Port P1 register. 1 : Read the contents of Port P1 register through input/output port. 0 : Data read mode enabled 1 : Output disabled
OO
OECTRL
AND Flash OE control bit
OO
WECTRL AND Flash WE control bit 0 : Input disabled OO 1 : Command/Address mode enabled AFPE 0 : P0 & P1(0-2) GPI/O function AND Flash port enable bit 1 : P0 & P1(0-2) AND Flash control function OO _ _
Nothing is assigned. Write "0" when writing to this bit. The value is"0" when read.
Figure 1.141. Port control register
Table 1.64. Example connection of unused pins in single-chip mode
Pin name P0 to P10 (excluding P85) Xout (Note 1) NMI UVcc, AVcc AVss, VREF, BYTE USB D+, USB D-, LPF, VbusDTCT (Note 2) Note 1: With external clock input to XIN pin. Note 2: VbusDTCT pin is pulled down internaly.
Connection After setting to input mode, connect every pin to Vss or Vcc using a resistor. OR Leave these pins open after setting to output mode. Open Connect using resistor to Vcc (pull-up) Connect to Vcc Connect to Vss
Open
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 188 of 264
M30245 Group
Programmable I/O Ports
Table 1.65. Example connection of unused pins in memory expansion mode
Pin name P6 to P10 (excluding P85) P45/CS1 to P47/CS3 BHE, ALE, HLDA, XOUT (Note 1), BCLK HOLD, RDY, NMI UVcc, AVcc AVss, VREF, BYTE USB D+, USB D-, LPF, VbusDTCT (Note 2) Note 1: With external clock input to XIN pin. Note 2: VbusDTCT pin is pulled down internaly.
Connection After setting to input mode, connect every pin to Vss or Vcc using a resistor. OR Leave these pins open after setting to output mode. Set ports to input mode, set bits CS1 to CS3 to "0" (chip select disabled), connect to Vcc using resistors (pull-up) Open Connect using a resistor to Vcc (pull-up) Connect to Vcc Connect to Vss Open
Microcomputer
Port P0 to P10 (except for P85) (Input mode) . . . (Input mode) (Output mode)
USB D+, USB DVbusDTCT
. . .
Microcomputer
Port P6 to P10 (except for P85) (Input mode) . . . (Input mode) (Output mode)
USB D+, USB DVcc Vcc
. . .
Open
Open Open
Open
Open Open
Vcc
VbusDTCT
NMI XOUT UVcc, AVcc BYTE
Open
Vcc
Port P45 / CS1 to P47 / CS3
NMI
BHE HLDA ALE XOUT BCLK (Note) HOLD RDY
Open
VCC
AVSS VREF
LPF
Open
UVcc, AVcc AVSS VREF
VSS
LPF
Open
VSS
In single-chip mode
In memory expansion mode or in microprocessor mode
Note : When the BCLK output disable bit (bit 7 at address 000416) is set to "1", connect to VCC using a pull-up resistor.
Figure 1.142. Example connection of unused pins
Precautions
Dedicated Input Pins If a dedicated input pin is connected to a power supply different from the supply that Vcc is connected to, a resistor (approximately 1k ohm) should be added between the input pin and the connected power supply. However, if the dedicated input pin voltage is higher than Vcc, latch up could occur. A resistor is not required when using a Vcc voltage equal or greater than the voltage of the dedicated input pin.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 189 of 264
M30245 Group
And Flash Control Circuit
AND Flash Control Circuit
The AND flash control circuit is used for communicating with external AND type flash memory devices. The AND flash control circuit can be used only in single-chip mode. This circuit cannot be emulated by ICE. The Port Control Register (PCR), described by Figure 1.143, is used for overall control of this circuit. Setting bit AFPE to '1' assigns port pins P00-P07 and P10-P12 to function as signals necessary to interface with external flash memory. Along with their basic function, these activated signals are listed in Table 1.66, and described as follows: AND_DATA(7:0) - These signals comprise the bus for input/output communication of data between the CPU and external flash memory. Upon circuit activation, the port P0 pins function as these signals. The port P0 direction register must be used to setup the direction of the AND_DATA(7:0) bus for input/output operation. AND_OE - This signal is assigned to pin P12. Setting bit OECTRL to '1' will output a "L" pulse on this signal during each read from flash memory. When OECTRL is '0', AND_OE remains set "L". AND_WE - This signal is assigned to pin P11. Setting bit WECTRL to '1' will output a "L" pulse on this signal during each write to flash memory. When WECTRL is '0', AND_WE remains set "H". AND_SC - This signal is assigned to pin P10. With OECTRL set to '1' and WECTRL set to '0', a "H" pulse will be output on this signal during each flash memory write. If OECTRL is set to '0' and WECTRL set to '1', every read from flash memory will cause a "H" pulse to be output. The condition whereby both OECTRL and WECTRL are set to '1' results in AND_SC remaining set "L". Figure 1.132 in the Programmable I/O section shows how the AND flash control circuitry is integrated with the port control logic for pins P00-P07 and P10-P12.
Port control register
b7 b6 b5 b4 b3 b2 b1 b0
Symbol PCR
Address 03FF16
When reset 0016 Function RW
Bit Symbol
Bit Name
PCR0
Port P1 control register
0 : When input port, read port input level. When output port, read the contents of Port P1 register. 1 : Read the contents of Port P1 register through input/output port. 0 : Data read mode enabled 1 : Output disabled
OO
OECTRL
AND Flash OE control bit
OO
WECTRL AND Flash WE control bit 0 : Input disabled OO 1 : Command/Address mode enabled AFPE 0 : P0 & P1(0-2) GPI/O function AND Flash port enable bit 1 : P0 & P1(0-2) AND Flash control function OO _ _
Nothing is assigned. Write "0" when writing to this bit. The value is"0" when read.
Figure 1.143. Port control register
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 190 of 264
M30245 Group
And Flash Control Circuit
Figure 1.144 shows an example of how to connect an AND type flash memory to the M30245 AND Flash Conntrol circuit.
P0 (AND_DATA) P1 0 (AND_SC) P11 (AND_WE) P12 (AND_OE) P13 (GP I/O) P1 4 (GP I/O) P17 (GP I/O) P16 (GP I/O)
DQ(0:7) SC WE OE CE CDE R/B RES
M30245
HN29V2561A 1 HN29V5121A 1
Figure 1.144. Example connections to AND flash memory
Table 1.66. AND flash function table
WECTL, OECTL
AND_OE
AND_WE
Inhibited
AND_SC
00 01 10 11
"L" pulse during AND_DATA read cycle
"L"
"H"
"H" pulse during AND_DATA write cycle
"L" pulse during AND_DATA write cycle "H" pulse during AND_DATA read cycle "L"
"L" pulse during AND_DATA read cycle "L" pulse during AND_DATA write cycle
Sample AND Flash Control Algorithms
Figures 1.145 and 1.146 show flow charts describing sample read and write (program) operations of AND flash memory. Please consult the M5M29F5611VP AND flash memory product specification for a detailed description of it’s design and control.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 191 of 264
M30245 Group
And Flash Control Circuit
Start
Select External Flash Memory Mode: Command Mode Release Data Read Mode Mode: Write Command/Address Mode Write Command Mode: Address Mode Write Addresses (SA1,SA2,CA1,CA2) Release Command Mode
I=0
YES I=2112? NO Read Data from AND Flash [BUF(I) = AND_DATA]
I=I+1
Release Data Read Mode Unselect External Flash Memory
Flash Read Completed
Figure 1.145. AND flash read algorithm
Start
Select External Flash Memory Mode: Command Mode Release Data Read Mode Mode: Write Command/Address Mode Write Command Mode: Address Mode Write Addresses (SA1,SA2,CA1,CA2) Release Command Mode
I=0
YES I=2112? NO Write Data to AND Flash [AND_DATA = BUF(I)]
I=I+1
Release Data Read Mode Unselect External Flash Memory
Flash Program Completed
Figure 1.146. AND flash write algorithm
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 192 of 264
M30245 Group
And Flash Control Circuit
Sample AND Flash Code
Figures 1.147 and 1.148 show sample code segments of AND flash read and write (program) assembly routines.
; ;
Test Read Access to AND Flash #03EH, P1 #07FH, PD1 #00AH, PCR #040H, P1 3, P1 4, P1 1, PCR 2, PCR #000H, P0 4, P1 #034H, P0 #012H, P0 #000H, P0 #000H, P0 1, PCR 7, P1 RYBY02 7, P1 RYBY12 #$0000H, A0 P0, RAMAD[A0] #0083FH, A0 READEND A0 READDATA 1, PCR 3, P1 ; Initialize Port 1 ; Initialize Port 1 ; Initialize AND_Flash Control Register ; Release AND_Flash RESET ; Select External Flash memory ; Mode : Command Mode ; Release Data Read Mode ; Mode : Write Command / Address Mode ; Write Command 00 = Read ; Mode : Address Mode ; Sector Address 1 ; Sector Address 2 ; Column Address 1 ; Column Address 2 ; Mode : Data Read Mode ; Wait to RY/BYB = 0
MOV.B MOV.B MOV.B MOV.B BCLR BCLR BSET BSET MOV.B BSET MOV.B MOV.B MOV.B MOV.B BCLR RYBY02: BTST JNE RYBY12: BTST JEQ MOV.W READDATA: MOV.B CMP.W JEQ INC.W JMP READEND: BSET BSET
; Wait to RY/BYB = 1 ; Initialize A0 ; Read Data ; I = 2112? ;I=I+1
; Release Data Read Mode ; Unselect External Flash memory
Figure 1.147. AND Flash read example program
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 193 of 264
M30245 Group
And Flash Control Circuit
; ;
Test Write Access to AND Flash MOV.B MOV.B MOV.B MOV.B BCLR BCLR BSET BSET MOV.B BSET MOV.B MOV.B MOV.B MOV.B BCLR #03EH, P1 #07FH, PD1 #00AH, PCR #040H, P1 3, P1 4, P1 1, PCR 2, PCR #011H, P0 4, P1 #034H, P0 #012H, P0 #000H, P0 #000H, P0 2, PCR 7, P1 RYBY03 7, P1 RYBY13 4, P1 #$0000H, A0 RAMAD[A0], P0 #0083FH, A0 TRANSEND A0 TRANSDATA 2, PCR #040H, P0 4, P1 7, P1 RYBY13B 1, PCR 3, P1 ; Mode : Write Command / Address Mode ; Auto Program Data ; Mode : CDE=H ; Wait to RY/BYB = 1 ; Release Data Read Mode ; Unselect External Flash memory ; Initialize Port 1 ; Initialize Port 1 ; Initialize AND_Flash Control Register ; Release AND_Flash RESET ; Select External Flash memory ; Mode : Command Mode ; Release Data Read Mode ; Mode : Write Command / Address Mode ; Write Command 11 = Program 4 ; Mode : Address Mode ; Sector Address 1 ; Sector Address 2 ; Column Address 1 ; Column Address 2 ; Release Command Mode ; Wait to RY/BYB = 0
RYBY03: BTST JNE RYBY13: BTST JEQ BCLR MOV.W TRANSDATA: MOV.B CMP.W JEQ INC.W JMP TRANSEND: BSET MOV.B BSET RYBY13B: BTST JEQ BSET BSET ; Wait to RY/BYB = 1 ; Mode : Data Entry Mode
Figure 1.148 AND Flash write example program
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 194 of 264
M30245 Group
Flash Memory
Flash memory
The M30245FC contains flash memory that can be rewritten with a single voltage of 3.3 V. Three flash memory modes are available to read, program, and erase: • CPU rewrite mode in which the flash memory can be manipulated by the Central Processing Unit (CPU). • Parallel I/O and standard serial I/O modes can be manipulated using a programmer The flash memory is divided into several blocks as shown in Figure 1.149. Memory can be erased one block at a time. Each block has a lock bit to enable or disable execution of an erase or program operation. This allows data in each block to be protected. Table 1.67 shows an overview of the M30245 (flash memory version). In addition to the ordinary user ROM area that stores the microcomputer operation program, the flash memory has a boot ROM area that stores a program to control rewriting in CPU rewrite and standard serial I/O modes. The boot ROM area has a standard serial I/O mode control program stored in it when it is shipped from the factory. However, the user can write a CPU rewrite control program in this area specific to the user's application system. The boot ROM area can only be rewritten in parallel I/O mode.
E000016 Block 4 : 64K bytes F000016 Block 3 : 32K bytes F800016 FA000 16 FC000 16 FFFFF16 Block 2 : 8K bytes Block 1 : 8K bytes Block 0 : 16K bytes FE00016 FFFFF16 8K bytes
Note 1: The boot ROM area can be rewritten only in parallel input/ output mode. (Access to any other areas is inhibited.) Note 2: To specify a block, use the maximum address in the block that is an even address.
User ROM area
Boot ROM area
Figure 1.149. Flash memory version user ROM memory map
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 195 of 264
M30245 Group
Flash Memory
Table 1.67. M30245 Flash Memory Overview
Item Power supply voltage Program/erase voltage Flash memory operation mode 3.0V to 3.6V 3.0V to 3.6V 3 modes: CPUrewrite Parallel I/O Standard serial I/O See Figure 1.141
Performance
Erase block division
User ROM area Boot ROM area
One division (8 Kbytes) Note In page units (256 bytes) Collective erase/block erase Program/erase control by software command Protection for each block by lock bit 8 100 times 10 years Parallel I/O and Standard serial I/O modes are supported
Program method Erase method Program/erase control method Protect method Number of commands Program/erase count Data holding ROM code protect
Note: The boot ROM contains a stored standard serial I/O control program when it is shipped from the factory. This area can be erased and programmed in parallel I/O mode only.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 196 of 264
M30245 Group
CPU Rewrite Mode
CPU Rewrite Mode
In CPU rewrite mode, the on-chip flash memory can be read, programmed, or erased under control of the Central Processing Unit (CPU). Only the user ROM area, shown in Figure 1.149, can be rewritten. The boot of the user ROM area.ROM area cannot be rewritten. Make sure the program and block erase commands are issued only for each block The control program for CPU rewrite mode can be stored in either the user ROM or the boot ROM area. Because the flash memory cannot be read from the CPU, the rewrite control program must be transferred to an area other than the internal flash memory before it can be executed.
Overview
In the CPU rewrite mode, the CPU erases, programs and reads the internal flash memory as instructed by software commands. Operations are executed from a memory other than the internal flash memory, such as the internal RAM. When the CPU rewrite mode select bit (bit 1 at address 02F716) is set to "1", transition to CPU rewrite mode occurs and software commands can be accepted. Read and write software commands and data to even-numbered addresses ("0" for address A0) in 16-bit units. For 8-bit mode, always write 8-bit software commands to even-numbered addresses. Commands are ignored with odd-numbered addresses. Use software commands to control program and erase operations. The status register can verify if a program or erase operation has terminated normally or in error. Figure 1.150 shows the flash memory control register 0. Figure 1.151 shows a flowchart for enabling/disabling the CPU rewrite mode. Always follow the operation as indicated in these flowcharts. Bit 0 is the RY/BY status flag used exclusively to read the operating status of the flash memory. During programming and erase operations, it is "0". Otherwise, it is "1". Bit 1 is the CPU rewrite mode select bit. The CPU rewrite mode is entered by setting this bit to "1" to make software commands accepted. In CPU rewrite mode, the CPU becomes unable to access the internal flash memory directly so, write bit 1 in an area other than the internal flash memory. To set this bit to "1", it is necessary to write "0" and then write "1" in succession when the NMI pin is "H" level. The bit can be set to "0" by only writing "0". Bit 2 is the lock bit disable bit. By setting this bit to "1", it is possible to disable erase and write protect (block lock) effected by the lock bit data. The lock bit disable select bit only disables the lock bit function; it does not change the lock data bit value. However, if an erase operation is performed when this bit = "1", the lock bit data that is "0" (locked) is set to "1" (unlocked) after being erased. To set this bit to "1", it is necessary to write "0" and then write "1" in succession. This bit can be controlled only when the CPU rewrite mode select bit = "1". Bit 3 is the flash memory reset bit used to reset the control circuit of the internal flash memory. This bit is used when exiting CPU rewrite mode and when flash memory access has failed. When the CPU rewrite mode select bit is "1", writing "1" to this bit resets the control circuit. To release the reset, set this bit to "0". Bit 5 is the user ROM area select bit that is effective only in boot mode. If this bit is set to "1", the accessed area is switched from the boot ROM area to the user ROM area. When the CPU rewrite mode is used in boot mode, set this bit to "1". If the microcomputer is booted from the user ROM area, the user ROM area is always accessed and this bit has no effect. When in boot mode, the function of this bit is effective regardless of whether the CPU rewrite mode is on or off. Use a control program that is not running in the internal flash memory to rewrite this bit.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 197 of 264
M30245 Group
CPU Rewrite Mode
Flash memory control register 0
b7 b6 b5 b4 b3 b2 b1 b0
0
Symbol FMR0
Address 02F716
When reset XX00000116
Bit Symbol FMR00
Bit Name RY/BY status bit
Function 0 : Busy (overwrite or erase) 1 : Ready
RW
OX
FMR01
0 : Normal mode CPU rewrite mode select bit (invalid software commands) (Note 1) 1 : CPU rewrite mode (software command accepted) Lock bit disable bit (Note 2) Flash memory reset bit (Note 3) 0 : Enabled 1 : Disabled 0 : Normal operation 1 : Reset Must always be "0" User ROM area select bit (Note 4). 0 : Boot ROM area accessed 1 : User ROM area accessed
OO
FMR02
OO
FMR03 Reserved
OO OO
OO
FMR05
Nothing is assigned. Write "0" when writing to these bits. The value is indeterminate if read.
__
Note 1: To set this bit to "1", the user must write "0" and then "1" to it in succession. This bit is not set to "1" unless this sequence has been performed. This is necessary to ensure that no interrupt or DMA transfer are executed during the interval. Use the control program except in the internal flash memory for writing to this bit. Also, write to this bit when the NMI pin is "H" level. Note 2: To set this bit to "1", the user must write "0" and then "1" to it in succession when the CPU rewrite mode select bit = "1". This bit is not set to "1" unless this sequence has been performed. This is necessary to ensure that no interrupt or DMA transfer are executed during the interval. Note 3: Effective only when CPU rewrite mode select bit "1". Set this bit to "1" and then "0" in succession. Note 4: Effective only in boot mode. Use a control program that is not in the internal flash memory when writing to this bit.
Figure 1.150. Flash memory control register
Program in ROM
Start
Program in RAM
*1
Single-chip mode, memory expansion mode, or boot mode
(Boot mode only) Set user ROM area select bit to "1"
Set processor mode register (Note 1)
Set CPU rewrite mode select bit to "1" (by writing "0" and then "1" in succession)(Note 2)
Transfer CPU rewrite mode control program to internal RAM
Using software command execute erase, program, or other operation (Set lock bit disable bit as required)
Jump to transferred control program in RAM (Subsequent operations are executed by control program in this RAM)
Execute read array command or reset flash memory by setting flash memory reset bit (by writing "1" and then "0" in succession) (Note 3)
*1 Write "0" to CPU rewrite mode select bit
(Boot mode only) Write "0" to user ROM area select bit (Note 4)
End Note 1: During CPU rewrite mode, set the main clock frequency to 6.25MHz or less using the main clock division register (addresses 000616 and 000716). Note 2: For CPU rewrite mode select bit to be set to "1", the user needs to write a "0" and then a "1" to it in succession. When it is not this procedure, it is not enacted in "1". This is necessary to ensure that no interrupt or DMA transfer will be executed during the interval. Use the program except in the internal flash memory for write to this bit. Also write to this bit when NMI pin is "H" level. Note 3: Before exiting the CPU rewrite mode after completing erase or program operation, always be sure to execute a read array command or reset the flash memory . Note 4: "1" can be set. However, when this bit is "1", user ROM area is accessed.
Figure 1.151. CPU rewrite mode set/reset flowchart
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 198 of 264
M30245 Group
CPU Rewrite Mode
Microcomputer Mode and Boot Mode
The control program for CPU rewrite mode must be written into the user ROM or boot ROM area in parallel I/O mode. If the control program is written into the boot ROM area, the standard serial I/O mode becomes unusable. Normal microcomputer mode is entered when the microcomputer is reset when pulling CNVSS pin low. In this case, the CPU starts operating using the control program in the user ROM area. When the microcomputer is reset by pulling the P55 pin low, and the CNVSS pin and P50 pin high, the CPU starts operating using the control program in the boot ROM area. This mode is called the "boot" mode. The control program in the boot ROM area can also be used to rewrite the user ROM area.
Block Address
Block addresses refer to the maximum even address of each block. These addresses are used in the block erase command, lock bit program command, and read lock status command.
Software Commands
Table 1.68 lists the software commands available with the M30245 (flash memory version). After setting the CPU rewrite mode select bit to 1, write a software command to specify an erase or program operation. When entering a software command, the upper byte (D8 to D15) is ignored.
Table 1.68. List of software commands
First bus cycle Command Mode 1 2 3 4 5 6 7 8 Read array Read status register Clear status register Page program (Note 3) Block erase Erase all unlocked blocks Lock bit program Read lock bit status Write Write Write Write Write Write Write Write Address X (Note 6) X X X X X X X Data (D 0 to D 7) FF16 7016 5016 4116 2016 A7 16 7716 7116 Write Write Write Write Read WA0 (Note 3) BA (Note 4) X BA BA WD0 (Note 3) D016 D016 D016 D6 (Note 5) Write WA1 WD1 Read X SRD (Note 2) Mode Second bus cycle Address Data (D 0 to D 7) Mode Third bus cycle Address Data (D 0 to D 7)
Note 1: When a software command is input, the data high-order byte (D 8 to D15 ) is ignored. Note 2: SRD= Status register data Note 3: WA = Write address, WD = Write data. WA and WD must be set sequentially from 0016 to FE16 (even byte address). The page size is 256 bytes. Note 4: BA = Block address. Enter the maximum address of each block that is an even address. Note 5: D6 corresponds to the block lock status. When D6 = "1", the unlocked blocks are "0". Note 6: X denotes a given even address in the user ROM area.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 199 of 264
M30245 Group
CPU Rewrite Mode
1. Read Array Command (FF16) The read array mode is entered by writing the command code "FF16" in the first bus cycle. When an even address that is to be read is input in one of the bus cycles that follow, the content of the specified address is read out at the data bus (D 0-D15), 16 bits at a time. The read array mode is retained until another command is written. 2. Read Status Register Command (7016) When the command code "70 16 " is written in the first bus cycle, the content of the status register is read out at the data bus (D 0-D 7) by a read in the second bus cycle. 3. Clear Status Register Command (50 16) This command clears the bits SR3 to SR5 of the status register after being set. These bits indicate that operation has ended in an error. To use this command, write the command code "50 16" in the first bus cycle. 4. Page Program Command (41 16) Page program allows for high-speed programming in units of 256 bytes. Page program operation starts when the command code "41 16 " is written in the first bus cycle. In the second bus cycle through the 129th bus cycle, the write data is sequentially written 16 bits at a time. At this time, the addresses A 0 -A7 n eed to be incremented by 2 from “00 16” to "FE 16." When the system finishes loading the data, it starts an auto write operation (data program and verify operation). Figure 1.152 shows an example of a page program flowchart. The completed auto write operation can be confirmed by reading the status register or the flash memory control register 0. At the same time the auto write operation starts, the read status register mode is automatically entered, so the content of the status register can be read out. The status register bit 7 (SR7) is set to 0 at the same time the auto write operation starts and is returned to 1 when the auto write operation has been completed. In this case, the read status register mode remains active until the Read Array command (FF 16) or Read Lock Bit Status command (71 16) is written or the flash memory is reset using its reset bit. The RY/BY status flag of the flash memory control register 0 is "0" during auto write operation and "1" when the auto write operation and status register bit 7 have been completed. After the auto write operation is completed, the status register can read out the results of the auto write operation. Refer to the status register section for more details. Each block of the flash memory can be write protected by using a lock bit. Refer to the data protect function section for more details. Additional writes to the pages previously programmed are prohibited.
Start Write 4116 n=0
Write address n and data n NO
n=n+2
n = FE16 YES
RY/BY status flag = 1? YES Check full status Page program completed
NO
Figure 1.152. Page program flowchart
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 200 of 264
M30245 Group
CPU Rewrite Mode
5. Block Erase Command (2016/D016) By writing the command code "2016" in the first bus cycle and the confirmation command code "D016" in the second bus cycle to the block address of a flash memory block, the system initiates an auto erase (erase and erase verify) operation. Figure 1.153 is an example of a block erase flowchart. Read the status register or the flash memory control register 0 to confirm the completion of the auto erase operation. At the same time the auto erase operation starts, the read status register mode is automatically entered, so the contents of the status register can be read out. The status register bit 7 (SR7) is set to "0" at the same time the auto erase operation starts and is returned to "1" when the auto erase operation is completed. The read status register mode remains active until the Read Array command (FF16) or Read Lock Bit Status command (7116) is written or the flash memory is reset using its reset bit. The RY/BY status flag of the flash memory control register 0 is "0" during auto erase operation and "1" when the auto erase operation and status register bit 7 is completed. After the auto erase operation is completed, the status register can read for the results of the auto erase operation. Refer to the status register for more details. A lock bit protects each block of the flash memory against erasure. Refer to the data protect function section for more details.
Start
Write 2016 Write D016 Block address
RY/BY status flag = 1? YES Check full status check
NO
Block erase completed
Figure 1.153. Block erase flowchart
6. Erase All Unlock Blocks Command (A716/D016) By writing the command code "A716" in the first bus cycle and the confirmation command code "D016" in the second bus cycle that follows, the system starts erasing blocks successively. Reading the status register or the flash memory control register 0 confirms whether the erase all unlock blocks command was terminated in the same way as for block erase. Also, the status register can read out the results of the auto erase operation. When the lock bit disable bit of the flash memory control register 0 = "1", all blocks are erased regardless of how the lock bit is set. On the other hand, when the lock bit disable bit = "0", the function of the lock bit is effective and only unlocked blocks (where lock bit data = "1") are erased.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 201 of 264
M30245 Group
CPU Rewrite Mode
7. Lock Bit Program Command (7716/D016) By writing the command code "7716" in the first bus cycle and the confirmation command code "D016" in the second bus cycle to the block address of a flash memory block, the system sets the lock bit for the specified block to "0" (locked). Figure 1.154 is an example of a lock bit program flowchart. The lock bit status (lock bit data) can be read out by a read lock bit status command. Reading the status register or the flash memory control register 0 confirms whether the lock bit program command has terminated the same way as in the page program. Refer to the data protect function section for more details.
Start
Write 7716 Write D016 block address
RY/BY status flag = 1? YES SR4 = 0? NO
NO
Lock bit program in error
YES Lock bit program completed
Figure 1.154. Lock bit program flowchart
8. Read Lock Bit Status Command (7116) By writing the command code "7116" in the first bus cycle and then the block address of a flash memory block in the second bus cycle that follows, the system reads out the status of the lock bit of the specified block to the data bit (D6). Figure 1.155 is an example of a read lock bit program flowchart.
Start
Write 7116
Enter block address
D6 = 0? YES Blocks locked
NO
Blocks not locked
Figure 1.155. Read lock bit status flowchart
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 202 of 264
M30245 Group
CPU Rewrite Mode
Data Protect Function (Block Lock) Each block in Figure 1.149 has a nonvolatile lock bit to specify that the block is protected (locked) against erase/write. The lock bit program command is used to set the lock bit to 0 (locked). The lock bit of each block can be read out using the read lock bit status command. Whether block lock is enabled or disabled is determined by the status of the lock bit and the lock bit disable bit in flash memory control register 0. (1) When the lock bit disable bit = "0", a specified block can be locked or unlocked by the lock bit status (lock bit data). If lock bit data = "0" (locked), they are disabled against erase/write. On the other hand, if lock bit data = "1" (unlocked) they are enabled for erase/write. (2) When the lock bit disable bit = "1", all blocks are unlocked regardless of the lock bit data, and enabled for erase/write. In this case, the lock bit data is set to "1" (unlocked) after erasure, so that the lock bit is disabled.
Status Register
The status register indicates the flash memory operating status and whether an erase or program operation has terminated normally or in error. Table 1.69 details the status register. The contents of this register can be read out only by writing the read status register command (7016). Writing the Clear Status Register command (5016) clears the status register. After a reset, the status register is set to "8016."
Table 1.69. Status register bit definition
Definition Each SRD bit Status name "1" SR7 (Bit 7) SR6 (Bit 6) SR5 (Bit 5) SR4 (Bit 4) SR4 (Bit 3) SR2 (Bit 2) SR1 (Bit 1) SR0 (Bit 0) Write state machine (WSM) Reserved Erase status Program status Block status after program Reserved Reserved Reserved Ready _ Terminated in error Terminated in error Terminated in error _ _ _ "0"
Busy _ Terminated normally Terminated normally Terminated normally _ _ _
Write state machine (WSM) status (SR7) After power-on, the write state machine (WSM) status is set to "1". The write state machine (WSM) status indicates the operating status of the RY/BY pin output. This status bit is set to "0" during an auto write or auto erase operation and is set to "1" when the operation is completed.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 203 of 264
M30245 Group
CPU Rewrite Mode
Erase status (SR5) The erase status indicates the operating status of an auto erase to the CPU. It is set to "1" when an erase error occurs. The erase status is reset to "0" when cleared. Program status (SR4) The program status indicates the operating status of an auto write to the CPU. It is set to "1" when a write error occurs. The program status is reset to "0" when cleared. When an erase command is in error, which occurs if the command entered after the block erase command (2016) is not the confirmation command (D016), both the program status and erase status (SR5) are set to "1". If the program status or erase status = "1", the following commands entered by command write are not accepted and SR4 and SR5 are set to "1" (command sequence error): (1) A valid command is not entered correctly (2) The data entered in the second bus cycle of lock bit program (7716/D016), block erase (2016/D016), or erase all unlocked blocks (A716/D016) is not the D016 or FF16. However, if FF16 is entered, read array is assumed and the command that has been set up in the first bus cycle is canceled. Block status after program (SR3) If data is overwritten (this occurs when a memory cell becomes overcharged and data incorrectly read), "1" is set for the program status after the program at the end of the page write operation. In other words: • When writing ends successfully, "8016" is output; • When writing fails, "9016" is output; • When excessive data is written, "8816" is output.
Full-Status Check
A full-status check allows the user to review the erase and program operations. Figure 1.156 shows a full-status check flowchart and the action to take when an error occurs.
Read status register
SR4=1 and SR5=1 ? NO
SR5=0? YES
SR4=0?
YES
SR3=0?
YES
Command sequence error
Execute the clear status register command (5016) to clear the status register. Try performing the operation one more time after confirming that the command is entered correctly. If a block erase error occurs, the block in error cannot be used.
NO
Block erase error
NO
Program error (page or lock bit)
Execute the read lock bit status command (7116) to see if the block is locked. After removing the lock, execute a write operation the same way. If the error still occurs, the page in error cannot be used.
After erasing the block in error, exectue the operation again. If the same error still occurs, the block in error cannot be used.
NO
Program error (block)
YES
End (block erase, program)
Note: When one of SR5 to SR3 is set to 1, none of the page program, block erase, erase all unlocked blocks and lock bit program commands are accepted. Execute the clear status register command (5016) before executing these commands.
F igure 1.156. Full-status check flowchart
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 204 of 264
M30245 Group
CPU Rewrite Mode
Precautions
Operation speed During CPU rewrite mode, set the main clock frequency to 6.25MHz or less using the main clock division select bits (bit 6 at address 000616, and bits 6 and 7 at address 000716). Prohibited Instructions The UND, INTO, JMPS, JSRS, and BRK instructions cannot be used during CPU rewrite mode because they refer to the internal data of the flash memory. Prohibited Interrupts The address match interrupt cannot be used during CPU rewrite mode because it refers to the internal data of the flash memory. If the interrupt's vector is in the variable vector table, it can be used by transferring the vector into the RAM area. ______ The NMI and watchdog timer interrupts can be used to change the CPU rewrite mode select bit forcibly to normal mode ______ (FMR01="0") when the interrupt occurs. If the rewrite operation is stopped when the NMI or watchdog timer interrupts occurs, the CPU rewrite mode select bit should be set to "1" and the erase/program operation should be repeated. Reset Reset input is always accepted. Access To set the CPU rewrite mode select bit, and the lock bit disable bit to "1", the user must write a "0" and then a "1". This sequence must be followed to set this bit to "1". This is necessary to ensure that no interrupt or DMA transfer will be executed during the interval. ______ Write to the CPU rewrite mode select bit when NMI pin is a "H" level. Access disable Write the CPU rewrite mode select bit, and the user ROM area select bit in an area other than the internal flash memory. Writing in the user ROM area If power is lost while rewriting blocks that contain the flash rewrite program with the CPU rewrite mode, the blocks may not be correctly rewritten. Afterwards, it is possible that the flash memory can not be rewritten. Therefore, use the standard serial I/O mode or parallel I/O mode to rewrite these blocks. Using the lock bit In CPU rewrite mode, use a program that can set and clear the lock bit disable bit (FMR02).
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 205 of 264
M30245 Group
Parallel I/O Mode
Parallel I/O Mode
The parallel I/O mode can be used to input and output the software commands, addresses and data needed to operate (read, program, erase, etc.) the internal flash memory. In this mode, the M30245 (flash memory version) operates in a manner similar to other flash memory from Renesas. Because there are some differences with some functions not available with the microcomputer and the memory capacity, the M30245 cannot be programmed by a programmer for other Renesas flash memory. Use an exclusive programmer that supports the M30245 (flash memory version). Refer to the instruction manual of each programmer manufacturer for usage details.
User ROM and Boot ROM Areas
In parallel I/O mode, the user ROM and boot ROM areas shown in Figure 1.149 can be rewritten. Both areas of flash memory can be operated on in the same way. Program and block erase operations can be performed in the user ROM area. The user ROM area and it's blocks are shown in Figure 1.149. The boot ROM area is 8 Kbytes in size. In parallel I/O mode, it is located at addresses 0FE00016 through 0FFFFF16. Ensure that the program and block erase operations are always performed within this address range. Access to any location outside this address range is prohibited. In the boot ROM area, an erase block operation is applied to only one 8 Kbyte block. The boot ROM area has a standard serial I/O mode control program installed at the Renesas factory, therefore, it is unnecessary to write to the boot ROM area when using standard serial I/O mode.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 206 of 264
M30245 Group
Parallel I/O Mode
ROM code protect function
To prevent the contents of the flash memory from being read out or rewritten too easily, the device incorporates a ROM code protect function for use in parallel I/O mode. The ROM code protect function prevents reading out or modifying the contents of the flash memory by using the ROM code protect control register (0FFFFF 16) during parallel I/O mode. Figure 1.157 shows the ROM code protect control address. (This address exists in the user ROM area.) If one pair of ROM code protect bits is set to "0", ROM code protect is turned on so that the contents of the flash memory are protected against being read out or modified. The ROM code protect function is implemented in two levels. If level 2 is selected, the flash memory is protected even against readout by a shipment inspection LSI tester, etc. If both level 1 and level 2 are selected, level 2 is selected by default. If both of the two ROM code protect reset bits are set to "00," the ROM code protect function is turned off so that the contents of the flash memory can be read out or modified. Once ROM code protect is turned on, the contents of the ROM code protect reset bits cannot be modified in parallel I/O mode. Use the serial I/O mode or another mode to rewrite the contents of the ROM code protect reset bits.
ROM code protect control register
b7 b6 b5 b4 b3 b2 b1 b0
11
Symbol ROMCP
Address 0FFFFF16
When reset FF16
Bit Symbol Reserved
Bit Name
Function Always set to "1"
b3 b2
ROMCP2
ROM code protect level 2 set bit (Note 1, 2)
0 0 1 1
0 : Protect enable 1 : Protect enable 0 : Protect enable 1 : Protect enable
b5 b4
ROMCR
ROM code protect reset bit (Note 3)
0 0 1 1
0 : No protect set bit 1 : Protect set bit active 0 : Protect set bit active 1 : Protect set bit active
b7 b6
ROMCP1
ROM code protect level 1 set bit (Note 1)
0 0 1 1
0 : Protect enable 1 : Protect enable 0 : Protect enable 1 : Protect enable
Note 1: When ROM code protect is turned on, the on-chip flash memory is protected against readout or modification in parallel input/output mode. Note 2: When ROM code protect level 2 is turned on, ROM code readout by a shipment inspection LSI tester, etc, is inhibited. Note 3: The ROM code protect reset bits can be used to turn off ROM code protect levels 1 and 2. However, because these bits cannot be changed in parallel input/output mode, they need to be rewritten in serial input/output or some other mode.
Figure 1.157. ROM code protect control register
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 207 of 264
M30245 Group
Serial I/O Mode
Standard Serial I/O Mode
The standard serial I/O mode serially inputs and outputs the software commands, addresses and data needed to operate (read, program, erase, etc.) the internal flash memory. It uses a specific serial programmer to accomplish this. It is different from the parallel I/O mode because the CPU controls operations like rewriting the flash memory (using the CPU rewrite mode) and serially inputting data. _____ _______ The standard serial I/O mode is entered by clearing the reset with the P50 (CE) pin set to a "H" level, the P55 (EPM) pin set to a "L" level and the CNVss pin set to a "H" level. (For normal microprocessor mode, set the CNVss pin to "L" level.) A control program is written in the boot ROM area when the product is shipped from Renesas. The standard serial I/O mode cannot be used if the boot ROM area is rewritten in the parallel I/O mode. Figure 1.158 shows the pin connections for the standard serial I/O mode. Table 1.70 lists the pin functions for standard serial IO mode. There are two standard serial I/O modes that both require a purpose-specific serial programmer: clock synchronous and clock asynchronous. Standard serial I/O switches between mode 1 (clock synchronous) and mode 2 (clock asynchronous) according to the level of the CLK1 pin when the reset is released. Serial data I/O uses UART1 and transfers the data serially in 8-bit units. To use standard serial I/O mode 1 (clock synchronous): • Set the CLK1 pin to "H" level and release the reset
_________
• This mode uses the four UART1 pins CLK1, RxD1, TxD1 and RTS1 (BUSY). • The CLK1 pin is the transfer clock input pin through which an external transfer clock is input. • The TxD1 pin is for CMOS output.
_________
• The RTS1 (BUSY) pin outputs an "L" level when ready for reception and an "H" level when reception starts. To use standard serial I/O mode 2 (clock asynchronous): • Set the CLK1 pin to "L" level and release the reset. • This mode uses the two UART1 pins RxD1 and TxD1. In standard serial I/O mode, only the user ROM area indicated in Figure 1.149 can be rewritten. The boot ROM cannot. The standard serial I/O mode uses a 7-byte ID code. When there is data in the flash memory, commands sent from the programmer are not accepted unless the ID codes are identical.
ID Code Check Function
The ID code check function can be used in serial I/O mode to protect the contents of the flash memory from being read out or rewritten. If the contents of the flash memory are not blank, the ID code sent from the serial programmer is compared with the ID code written in the flash. If the ID codes are not identical, the commands sent from the serial programmer are not accepted. Figure 1.159 shows the ID code store addresses. The ID code consists of 8-bit data: (beginning with the first byte) 0FFFDF16, 0FFFE316, 0FFFEB16, 0FFFEF16, 0FFFF316, 0FFFF716, and 0FFFFB16. Write a program that has the ID code preset at these addresses.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 208 of 264
M30245 Group
Serial I/O Mode
Mode setup method Signal CNVss EPM RESET Value Vcc Vss Vss
D15/A-1
D13
D14
A10
A12
A13
A14
A15 P40/A16
D12
D11
P21/A1(/D1/D0)
P22/A2(/D2/D1)
P23/A3(/D3/D2)
P24/A4(/D4/D3)
P25/A5(/D5/D4)
P26/A6(/D6/D5)
P27/A7(/D7/D6)
P15/D13/INT3
P16/D14/INT4
P17/D15/INT5
P30/A8(/-/D7)
P20/A0(/D0/-)
P32/A10
P14/D12
P34/A12
P35/A13
P36/A14
P37/A15
75
76
74
73
72
71
70
69
68
67
66
65
64
63
Vss
62
61
60
P31/A9
Vcc
59
58
57
56
55
54
53
52
P41/A17
P13/D11
P33/A11
A16
A11
A0
A1
A2
A3
A4
A5
A6
A8
A7
A9
51
50
D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
P12/D10 P11/D9 P10/D8 P07/D7 P06/D6 P05/D5 P04/D4 P03/D3 P02/D2 P01/D1 P00/D0 P107/AN7/KI7 P106/AN6/KI6 P105/AN5/KI5 P104/AN4/KI4 P103/AN3/KI3 P102/AN2/KI2 P101/AN1/KI1 AVss LPF VREF AVcc P100/AN0/KI0 P93/ADTRG P92/SOF
P42/A18 P43/A19 P44/CS0 P45/CS1 P46/CS2 P47/CS3 P50/WRL/WR P51/WRH/BHE P52/RD P53/BCLK P54/HLDA P55/HOLD P56/ALE P57/RDY P60/CTS0/RST0/SS0/WS0 P61/CLK0/SCK0 P62/RxD0/SCL0/STxD0/SRxD0 P63/TxD0/SDA0/SRxD0/STxD0 P64/CTS1/RTS1/SS1/WS1 P65/CLK1/SCK1 P66/RxD1/SCL1/STxD1/SRxD1 P67/TxD1/SDA1/SRxD1/STxD1 P70/TxD2/SDA2/SRxD2/TA0OUT/LED0 P71/RxD2/SCL2/STxD2/TA0IN/LED1 P72/CLK2/TA1OUT/SCK2/LED2
A17
77
49
78
48
79
47
80
46
81
45
82
CE OE WE WP BSEL EPM
44
83
43
84
42
85
41
86
40
M30245 (100 Pin) Group Flash Memory Version (100P6Q)
87
39
88
38
89
37
90
36
91
35
92
34
93
33
94
32
95
31
96
30
97
29
98
R Y/BY
28
99
27
100
26
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
Vss Vcc
P87/XCIN
P86/XCOUT
XOUT
XIN
VbusDTCT
P85/NMI
P84/INT2
P83/INT1
P82/INT0
USB D+
USB D-
CNVss
RESET
UVcc
BYTE
Vss
Vcc
P75/RxD3/SCL3/STxD3/TA2IN/LED5
P74/TxD3/SDA3/SRxD3/TA2OUT/LED4
P81/TA4IN
P77/CTS3/RTS3/SS3/TA3IN/LED7
P76/CLK3/SCK3/TA3OUT/LED6
Connect oscillation circuit
RESET
CNVss
BYTE
Figure 1.158. Pin descriptions for standard serial I/O mode
Address 0FFFDF16 to 0FFFDC16 0FFFE316 to 0FFFE016 0FFFE716 to 0FFFE416 0FFFEB16 to 0FFFE816 0FFFEF16 to 0FFFEC16 0FFFF316 to 0FFFF016 0FFFF716 to 0FFFF416 0FFFFB16 to 0FFFF816 0FFFFF16 to 0FFFFC16 ID1 Undefined instruction vector ID2 Overflow vector BRK instruction vector ID3 Address match vector ID4 ID5 Watchdog timer vector ID6 ID7 NMI vector Reset vector
RP
4 bytes
Figure 1.159. ID code storage addresses
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 209 of 264
P73/CTS2/RTS2/SS2/TA1IN/LED3
P90/ATTACH
P80/TA4OUT
M30245 Group
Serial I/O Mode
Table 1.70. Flash memory standard serial I/O mode pin functions
Pin Vcc, Vss CNVss RESET Name Power input CNVss Reset input I I IO Description Apply program/erase voltage to Vcc pin and 0V to Vss pin Connect to Vcc pin. Reset input pin. While reset is "L" level, a 20 cycle or longer clock must be input to XIN pin. Connect a ceramic resonator or crystal oscillator between XIN and XOUT pins. To input an externally generated clock, input it to XIN pin and open XOUT pin. Connect this pin to Vcc or Vss. Connect AVss to Vss and AVcc to Vcc respectively. Enter the reference voltage for A/D converter from this pin. Input "H" or "L" level signal or open. Input "H" or "L" level signal or open. Input "H" or "L" level signal or open. Input "H" or "L" level signal or open. Input "H" or "L" level signal or open. Input "H" or "L" level signal or open. Input "H" level signal. Input "L" level signal. Input "H" or "L" level signal or open. Standard serial mode 1: BUSY signal output pin Standard serial mode 2: Monitors the program operation check. Standard serial mode 1: Serial clock input pin Standard serial mode 2: Input "L" level signal Serial data input pin Serial data output pin Input "H" or "L" level signal or open. Input "H" or "L" level signal or open. Connect this pin to Vcc Input "H" or "L" level signal or open. Input "H" or "L" level signal or open.
XIN XOUT BYTE AVcc, AVss VREF P00 to P07 P10 to P17 P20 to P27 P30 to P37 P40 to P47 P51 to P54, P56, P57 P50 P55 P60 to P63 P64 P65 P66 P67 P70 to P77 P80 to P84, P86, P8 7 P85 P90, P92 , P9 3 P100 to P107
Clock input Clock output BYTE Analog power supply input Reference voltage input Input Port P0 Input Port P1 Input Port P2 Input Port P3 Input Port P4 Input Port P5 CE input EPM input Input Port P6 BUSY output SCLK input RxD input TxD output Input Port P7 Input Port P8 NMI input Input Port P9 Input Port P10
I O I I I I I I I I I I I I O I I O I I I I I
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 210 of 264
M30245 Group
Serial I/O Mode 1
Standard serial I/O mode 1
In standard serial I/O mode 1, software commands, addresses, and data are input and output between the MCU and a serial programmer using 4-wire clock-synchronized serial I/O (UART1). Standard serial I/O mode 1 is initiated by releasing the reset with the P65 (CLK1) pin at a "H" level. In reception, the software commands, addresses, and program data are synchronized with the rise of the transfer clock (input to the CLK1 pin) and input to the MCU on the RxD1 pin. In transmission, the read data and status are synchronized with the fall of the transfer clock, and output from the TxD1 pin. The TxD1 pin is a CMOS output. Transfer is in 8-bit units with LSB first. _________ When busy, such as during transmission, reception, erasing, or program execution, the RTS1 (BUSY) pin is at a "H"
_________
level. Accordingly, always start the next transfer after the RST1 (BUSY) pin is at a "L" level. Example Circuit Application Figure 1.160 shows a circuit application for the standard serial I/O mode 1. Control pins will vary according to peripheral unit (programmer), therefore check the peripheral unit (programmer) manual for more information.
Clock input BUSY output Data input Data output
CLK1 RTS1(BUSY) RXD1 TXD1
M30245 Flash memory version
CNVss NMI P50(CE) P55(EPM)
(1) Control pins and external circuitry will vary according to peripheral unit (programmer). For more information, see the peripheral unit (programmer) manual. (2) In this example, the microprocessor mode and standard serial I/O mode are switched via a switch.
Figure 1.160. Example circuit application for the standard serial I/O mode 1
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 211 of 264
M30245 Group
Serial I/O Mode 1
Software Commands In the standard serial I/O mode 1, erase , program and read operations are controlled by transferring software commands using the RxD1 pin. Data and status registers in memory can be read after inputting software commands. Reading the status register can check the status of the flash memory operating state or successful completion of a program or erase operation. Table 1.71 lists the software commands.
Table 1.71. Software commands
Control command 1 Page read FF16 4116 2016 A716 7016 5016 7116 Address (middle) Address (middle) Address (high) Address (high) Lock bit data output D016 2nd byte Address (middle) Address (middle) Address (middle) D016 SRD output SRD1 output 3rd byte Address (high) Address (high) Address (high) 4th byte Data output Data input 5th byte Data output Data input 6th byte Data output Data input Data output to 259th byte Data input to 259th byte When ID is not verified Not acceptable Not acceptable Not acceptable Not acceptable Acceptable
2
Page program
3
Block erase
D016
4
Erase all unlocked blocks Read status register Clear status register Read lock bit status Lock bit program Lock bit enable
5
6
Not acceptable Not acceptable Not acceptable Not acceptable Not acceptable Address (low) Size (low) Version data output Address (middle) Check data (low) Address (middle) Size (high) Version data output Address (high) Check data (high) Address (high) Check sum ID size ID1 To ID7 Acceptable
7
8
7716
9
7A16 7516 F516 FA16
10
Lock bit disable
11
ID check function Download function Version data output function
12
Data input Version data output Data output
As required
Not acceptable Version data output to 9th byte Data output to 259th byte Acceptable
FB16
13
Version data output
Version data output
14
Boot ROM area output function Read check data
FC16
Data output
Data output
Not acceptable Not acceptable
FD16
15
Note 1: The shaded areas indicate a transfer from flash memory MCU to peripheral unit. All other data is transferred from the peripheral unit to the flash memory MCU. Note 2: SRD refers to Status Register Data. SRD1 refers to Status Register Data 1. Note 3: All commands are accepted if the flash memory is blank.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 212 of 264
M30245 Group
Serial I/O Mode 1
1. Page Read Command The page read command reads the specified page (256 bytes) in the flash memory sequentially one byte at a time. Figure 1.161 shows the timing for the page read. To execute the page read command: (1) Transfer the "FF16" command code with the 1st byte. (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively. (3) From the 4th byte on, data (D0-D7) for the page (256 bytes) specified by addresses A8 to A23, will be output sequentially from the smallest address first in sync with the fall of the clock.
CLK1
RxD1 (M30245 reception data) TxD1 (M30245 transmit data) RTS1(BUSY)
FF16
A8 to A15
A16 to A23
data0
data255
Figure 1.161. Timing for page read
2. Page Program Command This command writes the specified page (256 bytes) in the flash memory sequentially one byte at a time. Figure 1.162 shows the page program timing. To execute the page program command: (1) Transfer the "4116" command code with the 1st byte. (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively. (3) From the 4th byte on, write data (D0-D7) for the page (256 bytes) specified by addresses A8 to A23, will be input sequentially from the smallest address first. The page is automatically written. _________ When reception of the page (256 bytes) ends, the RTS1 (BUSY) signal changes from the "H" to the "L" level. The status register shows the results of the page program. Refer to the status register section for more details. Each block is write-protected with the lock bit. Refer to the data protection function section for more details. Additional writing of previously programmed pages is not allowed.
CLK1
RxD1 (M30245 reception data) TxD1 (M30245 transmit data) RTS1(BUSY)
4116
A8 to A15
A16 to A23
data0
data255
Figure 1.162. Timing for the page program
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 213 of 264
M30245 Group
Serial I/O Mode 1
3. Block Erase Command This command erases the data in the specified block. Figure 1.163 shows the block erase timing. To execute the block erase command: (1) Transfer the "2016" command code with the 1st byte. (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively. Write the highest address of the specified block for addresses A16 to A23. (3) Transfer the verify command code "D016" with the 4th byte. The verify command code allows the erase operation to start for the specified block in the flash memory. _________ When the block erase is finished, the RTS1 (BUSY) signal changes from the "H" to the "L" level. The status register shows the results of the block erase command. Refer to the status register section for more details. Each block is erase-protected with the lock bit. Refer to the data protection section for more details.
CLK1
RxD1 (M30245 reception data) TxD1 (M30245 transmit data) RTS1(BUSY)
2016
A8 to A15
A16 to A23
D016
Figure 1.163. Timing for block erasing
4. Erase All Unlocked Blocks Command This command erases the contents of all blocks. Figure 1.164 shows the timing for erasing all unlocked blocks. To execute the erase all unlocked blocks command: (1) Transfer the "A716" command code with the 1st byte. (2) Transfer the verify command code "D016" with the 2nd byte. The verify command code allows the erase operation to continue for all of the flash memory. _________ When block erasing ends, the RTS1 (BUSY) signal changes from the "H" to the "L" level The status register shows the results of the erase all unlocked blocks command. Refer to the status register section for more details. Each block is erase-protected with the lock bit. Refer to the data protection section for more details.
CLK1
RxD1 (M30245 reception data) TxD1 (M30245 transmit data) RTS1(BUSY)
Figure 1.164. Timing for erasing all unlocked blocks
A716
D016
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 214 of 264
M30245 Group
Serial I/O Mode 1
5. Read Status Register Command This command reads the status information. Figure 1.165 shows the read status command timing. When the "7016" command code is sent with the 1st byte, the contents of the status register (SRD) are read with the 2nd byte and the contents of status register 1 (SRD1) are read with the 3rd byte.
CLK1
RxD1 (M30245 reception data) TxD1 (M30245 transmit data) RTS1(BUSY)
7016
SRD output
SRD1 output
Figure 1.165. Timing for reading the status register
6. Clear Status Register Command This command clears the bits (SR3-SR5) that are set when an erase, program, or status operation ends in error. Figure 1.166 shows the clear status register timing. When the "5016" command code is sent with the 1st byte, bits SR3-SR5 are cleared. When the clear status register
_________
operation has ended, the RTS1 (BUSY) signal changes from the "H" to the "L" level.
CLK1
RxD1 (M30245 reception data) TxD1 (M30245 transmit data) RTS1(BUSY)
5016
Figure 1.166. Timing for clearing the status register
7. Read Lock Bit Status Command This command reads the lock bit status of the specified block. Figure 1.167 shows the lock bit status timing. To execute the read lock bit status command: (1) Transfer the "7116" command code with the 1st byte. (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively. (3) The lock bit data of the specified block is output with the 4th byte. The 6th bit (D6) of the output data is the lock bit data. Write the highest address of the specified block for addresses A8 to A23.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 215 of 264
M30245 Group
Serial I/O Mode 1
CLK1
RxD1 (M30245 reception data) TxD1 (M30245 transmit data) RTS1(BUSY)
7116
A8 to A15
A16 to A23
DQ6
Figure 1.167. Timing for reading lock bit status
8. Lock Bit Program Command This command writes "0" (lock) for the lock bit of the specified block. Figure 1.168 shows the lock bit program timing. To execute the lock bit program command: (1) Transfer the "7716" command code with the 1st byte. (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively. (3) Transfer the verify command code "D016" with the 4th byte. With the verify command code, "0" is written to the lock bit of the specified block. Write the highest address of the specified block for addresses A8 to A23.
_________
When writing ends, the RTS1 (BUSY) signal changes from the "H" to the "L" level. Lock bit status can be read with the read lock bit status command. Refer to the data protection function for more details.
CLK1
RxD1 (M30245 reception data) TxD1 (M30245 transmit data) RTS1(BUSY)
7716
A8 to A15
A16 to A23
D016
Figure 1.168. Timing for the lock bit program
9. Lock Bit Enable Command This command enables the lock bit for all blocks. Figure 1.169 shows the lock bit enable timing. The command code "7A16" is sent with the 1st byte of the serial transmission. This command only enables the lock bit function; it does not set the lock bit itself.
CLK1
RxD1 (M30245 reception data) TxD1 (M30245 transmit data) RTS1(BUSY)
7A16
Figure 1.169. Timing for enabling the lock bit
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 216 of 264
M30245 Group
Serial I/O Mode 1
10. Lock Bit Disable Command This command disables the lock bit for all blocks. Figure 1.170 shows the lock bit disable command timing. The command code "7516" is sent with the 1st byte of the serial transmission. This command only disables the lock bit function; it does not set the lock bit itself. However, if an erase command is executed after executing the lock bit disable command, all "0" (locked) lock bit data is set to "1" (unlocked) after the erase operation ends. After reset the lock bit is always enabled.
CLK1
RxD1 (M30245 reception data) TxD1 (M30245 transmit data) RTS1(BUSY)
7516
Figure 1.170. Timing for disabling the lock bit
11. ID Check Command This command checks the ID code. Figure 1.171 shows the ID check command timing. To execute the boot ID check command: (1) Transfer the "F516" command code with the 1st byte. (2) Transfer addresses A0 to A7, A8 to A15 and A16 to A23 of the 1st byte of the ID code with the 2nd, 3rd and 4th bytes respectively. (3) Transfer the number of data sets of the ID code with the 5th byte. (4) The ID code is sent with the 6th byte on, starting with the 1st byte of the code. See the ID code section for more information.
CLK1
RxD1 (M30245 reception data) TxD1 (M30245 transmit data) RTS1(BUSY)
F516
DF16
FF16
0F16
ID size
ID1
ID7
Figure 1.171. Timing for the ID check
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 217 of 264
M30245 Group
Serial I/O Mode 1
12. Download Command This command downloads a program to the RAM for execution. Figure 1.172 shows the download command timing. To execute the download command: (1) Transfer the "FA16" command code with the 1st byte. (2) Transfer the program size with the 2nd and 3rd bytes. (3) Transfer the check sum with the 4th byte. The check sum is added to all data sent starting with the 5th byte. (4) The program to execute is sent starting with the 5th byte. After all data has been transmitted, if the check sum matches, the downloaded program is executed. The size of the program will vary according to the internal RAM.
CLK1
RxD1 (M30245 reception data) TxD1 (M30245 transmit data) RTS1(BUSY)
FA16
Data size (low)
Check sum
Program data
Program data
Data size (high)
Figure 1.172. Timing for download
13. Version Information Output Command This command outputs the version information of the control program stored in the boot area. Figure 1.173 shows the version information output timing. To execute the version information output command: (1) Transfer the "FB16" command code with the 1st byte. (2) The version information will be output from the 2nd byte on. The version data is composed of 8 ASCII code characters.
CLK1
RxD1 (M30245 reception data) TxD1 (M30245 transmit data) RTS1(BUSY)
FB16
'V'
'E'
'R'
'X'
Figure 1.173. Timing for version information output
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 218 of 264
M30245 Group
Serial I/O Mode 1
14. Boot ROM Area Output Command This command outputs the control program stored in the boot ROM area in one page blocks (256 bytes). Figure 1.174 shows the boot ROM area output timing. To execute the boot ROM area output command: (1) Transfer the "FC16" command code with the 1st byte. (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively. (3) Starting with the 4th byte, data (D0-D7) for the page (256 bytes) specified by addresses A8 to A23 will be output sequentially from the smallest address first, in sync with the falling edge of the transfer clock.
CLK1
RxD1 (M30245 reception data) TxD1 (M30245 transmit data) RTS1(BUSY)
FC16
A8 to A15
A16 to A23
data0
data255
Figure 1.174. Timing for boot ROM area output
15. Read Check Data command This command reads the check data that confirms that the write data, sent with the page program command, has been successfully received. Figure 1.175 shows the read check data timing. To execute the read check data command: (1) Transfer the "FD16" command code with the 1st byte. (2) The check data (low) is received with the 2nd byte and the check data (high) with the 3rd byte. To use this read check data command, first execute the command and then initialize the check data. Then execute the page program command the required number of times. Afterwards, when the read check command is executed again, the check data (for all of the read data that was sent with the page program command during this time) is read. The check data is the result of a CRC operation of write data.
CLK1
RxD1 (M30245 reception data) TxD1 (M30245 transmit data)
FD16
Check data (low) RTS1(BUSY)
Check data (high)
Figure 1.175. Timing for the read check data
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 219 of 264
M30245 Group
Serial I/O Mode 1
Data Protection (Block Lock) Each block in Figure 1.176 has a nonvolatile lock bit that indicates protection (block lock) against erasing/writing. A block is locked (writing "0" for the lock bit) with the lock bit program command. Any lock bit can be read with the read lock bit status command. Block lock disable/enable is determined by the status of the lock bit and execution status of the lock bit disable and lock bit enable commands. (1) After reset and the lock bit enable command is executed, the specified block can be locked/unlocked using the lock bit (lock bit data). Blocks with a "0" lock bit data are locked and cannot be erased or written to. Blocks with a "1" lock bit data are unlocked and can be erased or written to. (2) After the lock bit disable command has been executed, all blocks are unlocked regardless of the lock bit data status and can be erased or written to. In this case, any lock bit data that was "0" before the block was erased is set to "1" (unlocked) after erasing.
E000016 Block 4 : 64K bytes F000016 Block 3 : 32K bytes F800016 FA000 16 FC000 16 FFFFF16 Block 2 : 8K bytes Block 1 : 8K bytes Block 0 : 16K bytes FE00016 FFFFF16 8K bytes
Note 1: The boot ROM area can be rewritten only in parallel input/ output mode. (Access to any other areas is inhibited.) Note 2: To specify a block, use the maximum address in the block that is an even address.
User ROM area
Boot ROM area
Figure 1.176. Block diagram of the flash memory version
Status Register (SRD) The status register indicates the flash memory operating status and whether an erase or program operation has terminated normally or in error. It can be read by using the read status register command (7016). Writing the clear status register command (5016) clears the status register. Table 1.72 defines each status register bit. After reset, the status register outputs "8016".
Table 1.72. Status register (SRD)
Definition Each SRD bit Status name "1" SR7 (Bit 7) SR6 (Bit 6) SR5 (Bit 5) SR4 (Bit 4) SR4 (Bit 3) SR2 (Bit 2) SR1 (Bit 1) SR0 (Bit 0) Write state machine (WSM) Reserved Erase status Program status Block status after program Reserved Reserved Reserved Ready _ Terminated in error Terminated in error Terminated in error _ _ _ "0"
Busy _ Terminated normally Terminated normally Terminated normally _ _ _
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 220 of 264
M30245 Group
Serial I/O Mode 1
Write State Machine (WSM) Status (SR7) The write state machine (WSM) status indicates the operating status of the flash memory. When power is turned on, "1" (ready) is set. The bit is set to "0" (busy) during an auto-write or auto-erase operation, but returns to "1" when the operation ends. Erase Status (SR5) The erase status reports the operating status of the auto-erase operation. If an erase error occurs, it is set to "1". When the erase status is cleared, it is set to "0". Program Status (SR4) The program status reports the operating status of the auto-write operation. If a write error occurs, it is set to "1". When the program status is cleared, it is set to "0". Block Status After Program (SR3) If data is overwritten (this occurs when a memory cell becomes overcharged and data is incorrectly read), a "1" is set for the block status after program at the end of the page write operation. In other words: • When writing ends successfully "8016" is output • When writing fails, "9016" is output • When excessive data is written, "8816" is output. If "1" is written to any SR5, SR4 or SR3 bits, the page program, block erase, erase all unlocked blocks and lock bit program commands are not accepted. Before executing these commands, execute the clear status register command (5016). Status Register 1 (SRD1) Status register 1 indicates the status of serial communications, ID check results, and check sum comparisons. It can be read after the SRD by writing the read status register command (7016). Status register 1 can be cleared by writing the clear status register command (5016). Table 1.73 defines each status register 1 bit. "0016" is output when power is turned ON and the flag status is maintained even after the reset.
Table 1.73. Status register 1 (SRD1)
Definition SRD1 bits Status name "1" SR15 (Bit 7) SR14 (Bit 6) SR13 (Bit 5) SR12 (Bit 4) SR11 (Bit 3) ID check completed bits SR10 (Bit 2) SR9 (Bit 1) SR8 (Bit 0) Data receive time out Reserved Time out _ Boot update complete bit Reserved Reserved Checksum match bit Completed _ _ Match 0 0 1 1 0 1 0 1 "0"
Not updated _ _ No match
Not verified Verified no match Reserved Verified
Normal operation _
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 221 of 264
M30245 Group
Serial I/O Mode 1
Boot Update Completed Bit (SR15) This flag indicates if the control program was properly downloaded (using the download function) to RAM. Check Sum Consistency Bit (SR12) This flag indicates if the check sum matches after a program is downloaded for execution (using the download function). ID Check Completed Bits (SR11 and SR10) These flags indicate the result of ID checks. Some commands cannot be accepted without an ID check. Data Reception Time Out (SR9) This flag indicates when a time out error is generated during data reception. If this flag is set during data reception, the received data is discarded and the microcomputer returns to the command wait state. Full Status Check A full-status check allows the user to review the erase and program operations. Figure 1.177 shows a full-status check flowchart and the action to take when an error occurs.
Read status register
SR4=1 and SR5=1 ? NO
YES
Command sequence error
Execute the clear status register command (5016) to clear the status register. Try performing the operation one more time after confirming that the command is entered correctly. If a block erase error occurs, the block in error cannot be used.
SR5=0? YES
NO
Block erase error
SR4=0?
NO
Program error (page or lock bit)
YES
Execute the read lock bit status command (7116) to see if the block is locked. After removing the lock, execute a write operation the same way. If the error still occurs, the page in error cannot be used.
SR3=0?
YES
NO
Program error (block)
After erasing the block in error, exectue the operation again. If the same error still occurs, the block in error cannot be used.
End (block erase, program)
Note: When one of SR5 to SR3 is set to 1, none of the page program, block erase, erase all unlocked blocks and lock bit program commands are accepted. Execute the clear status register command (5016) before executing these commands.
F igure 1.177. Full status check flowchart
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 222 of 264
M30245 Group
Serial I/O Mode 2
Standard serial I/O mode 2
In standard serial I/O mode 2 (clock asynchronous), software commands, addresses and data are input and output between the MCU and peripheral units (serial programmer, etc.) using 2-wire clock-asynchronous serial I/O (UART1). Standard serial I/O mode is entered by releasing the reset with the P65 (CLK1) pin at a "L" level. The TxD1 pin is set to CMOS output. Data transfer is in 8-bit units with LSB first, 1 stop bit and parity OFF. After reset, connections can be established at 9,600 bps when initial communications are made with a peripheral unit. This requires a main clock with a minimum 2 MHz input oscillation frequency. The baud rate can also be changed from 9,600 bps to 19,200, 38,400, or 57,600 bps by executing software commands. Communication errors may occur because of the main clock oscillation frequency. If errors occur, change the main clock's oscillation frequency and the baud rate. After executing commands from a peripheral unit that require time to erase and write data, as with the erase and program commands, allow a sufficient time interval or execute the read status command and check how the processing ended before executing the next command. Data and status registers can be read after transmitting software commands. Reading the status register can check status of the flash memory operating state or successful completion of a program or erase operation. Initial communications with peripheral units After reset, the bit rate generator is adjusted to 9,600 bps to match the main clock’s oscillation frequency, by sending the code as prescribed by the protocol for initial communications with peripheral units. Figure 1.178 shows the initial communication with peripheral units. (1) Transmit "0016" from a peripheral unit 16 times. (The MCU with internal flash memory sets the bit rate generator so that "0016" can be successfully received.) (2) The MCU with internal flash memory outputs the “B016” check code and initial communications end successfully. Initial communications must be transmitted at a speed of 9,600 bps and a transfer interval of a minimum 15 ms. Also, the baud rate at the end of initial communications is 9,600 bps.
Peripheral unit
MCU with internal flash memory Reset
(1) Transfer "0016" 16 times At least 15ms transfer interval 15th 16th
1st 2nd
"0016" "0016" "0016" "0016" "B016" (2) Transfer check code "B016"
The bit rate generator setting completes (9600bps)
Note. If the peripheral unit cannot receive "B016" successfully, change the oscillation frequency of the main clock.
Figure 1.178. Peripheral unit and initial communication
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 223 of 264
M30245 Group
Serial I/O Mode 2
Frequency identification When "0016" data is received 16 times from a peripheral unit at a baud rate of 9,600 bps, the value of the bit rate generator is set to match the operating frequency (2 - 16 MHz). The highest speed is taken from the first 8 transmissions and the lowest from the last 8. These values are then used to calculate the bit rate generator value for a baud rate of 9,600 bps. Baud rate cannot be attained with some operating frequencies. Table 1.74 lists the operation frequency and the baud rate.
Table 1.74. Operation frequency and baud rate
Operation Frequency 16 MHz 12 MHz 11 MHz 10 MHz 8 MHz 7.3728 MHz 6 MHz 5 MHz 4.5 MHz 4.194304 MHz 4 MHz 3.58 MHz 3 MHz 2 MHz
Baud rate 9,600
Baud rate 19,200
Baud rate 38,400
Baud rate 57,600
+ + + + + + + + + + + + + +
+ + + + + + + + + + + + + _
+ + + + + + + + + + _ + + _
+ + + + + + _ _ + _ _ + _ _
+ : Communications possible _ : Communications not possible
Example Circuit Application Figure 1.179 shows a circuit application for the standard serial I/O mode 2.
CLK1
Monitor output Data input Data output
RTS1(BUSY) RXD1 TXD1
M30245 Flash memory version
CNVss
NMI
P50(CE)
P55(EPM)
Note: In this example, the microprocessor mode and standard serial I/O mode are switched via a switch.
Figure 1.179. Example circuit application for the standard serial I/O mode 2
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 224 of 264
M30245 Group
Serial I/O Mode 2
Software Commands In the standard serial I/O mode 2, erase, program, and read operations are controlled by transferring software commands using the RxD1 pin. Standard serial I/O mode 2 adds four transmission speed commands - 9,600, 19,200, 38,400, and 57,600 bps - to the software commands of standard serial I/O mode 1. Table 1.75 lists the software commands for serial I/O mode 2.
Table 1.75. Software commands
2nd byte FF16 4116 2016 A716 7016 5016 7116 7716 7A16 7516 F516 FA16 FB16 Address (low) Size (low) Version data output Address (middle) Check data (low) B016 B116 B216 B316 Address (middle) Size (high) Version data output Address (high) Check data (high) Address (high) Check sum ID size Data input Version data output Data output ID1 As required To ID7 Address (middle) Address (middle) Address (high) Address (high) Lock bit data output D016 Address (middle) Address (middle) Address (middle) D016 SRD output SRD1 output 3rd byte Address (high) Address (high) Address (high) 4th byte Data output Data input D016 5th byte Data output Data input 6th byte Data output Data input Data output to 259th byte Data input to 259th byte When ID is not verified Not acceptable Not acceptable Not acceptable Not acceptable Acceptable Not acceptable Not acceptable Not acceptable Not acceptable Not acceptable Acceptable Not acceptable Version data output to 9th byte Data output to 259th byte Acceptable
Control command Page read Page program Block erase Erase all unlocked blocks Read status register Clear status register Read lock bit status Lock bit program Lock bit enable Lock bit disable ID check function Download function Version data output function Boot ROM area output function Read check data 15 Baud rate 9600 Baud rate 19200 Baud rate 38400 Baud rate 57600 B016 B116 B216 B316
1 2 3 4 5 6
7
8
9 10 11
12
13
Version data output Data output
Version data output Data output
14
FC16 FD16
Not acceptable Not acceptable Acceptable Acceptable Acceptable Acceptable
16 17 18 19
Note 1: The shaded areas indicate a transfer from flash memory MCU to peripheral unit. All other data is transferred from the peripheral unit to the flash memory MCU. Note 2: SRD refers to Status Register Data. SRD1 refers to Status Register Data 1. Note 3: All commands are accepted if the flash memory is blank.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 225 of 264
M30245 Group
Serial I/O Mode 2
1. Page Read Command The page read command reads the specified page (256 bytes) in the flash memory sequentially one byte at a time. Figure 1.180 shows the page read timing. To execute the page read command: (1) Transfer the "FF16" command code with the 1st byte. (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively. (3) From the 4th byte on, data (D0-D7) for the page (256 bytes) specified by addresses A8 to A23, will be output sequentially from the smallest address first, in sync with the rise of the clock.
RxD1 (M30245 reception data) TxD1 (M30245 transmit data)
FF16
A8 to A15
A16 to A23
data0
data255
Figure 1.180. Timing for page read
2. Page Program Command This command writes the specified page (256 bytes) in the flash memory sequentially one byte at a time. Figure 1.181 shows the page program timing. To execute the page program command: (1) Transfer the "4116" command code with the 1st byte. (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively. (3) From the 4th byte on, write data (D0-D7) for the page (256 bytes) specified by addresses A8 to A23, is input sequentially from the smallest address first. The page is automatically written. The page program results can be reviewed in the status register. Refer to the status register section for more details. Each block can be write-protected with the lock bit. Refer to the data protection function for more details. Additional writing of previously programmed pages is not allowed.
RxD1 (M30245 reception data) TxD1 (M30245 transmit data)
4116
A8 to A15
A16 to A23
data0
data255
Figure 1.181. Timing for the page program
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 226 of 264
M30245 Group
Serial I/O Mode 2
3. Block Erase Command This command erases all the data in the specified block. Figure 1.182 shows the block erase timing. To execute the block erase command: (1) Transfer the "2016" command code with the 1st byte. (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively. (3) Transfer the verify command code "D016" with the 4th byte. With the verify command code, the erase operation will start for the specified block in the flash memory. Write the highest address of the specified block for addresses A8 to A23. After block erase ends, the results of the block erase operation can be reviewed in the status register. Refer to the status register section for more details. Each block can be erase-protected with the lock bit. Refer to the data protection function section for more details.
RxD1 (M30245 reception data) TxD1 (M30245 transmit data)
2016
A8 to A15
A16 to A23
D016
Figure 1.182. Timing for block erasing
4. Erase All Unlocked Blocks Command This command erases the content of all blocks. Figure 1.183 shows the erase all unlocked blocks timing. To execute the erase all unlocked blocks command: (1) Transfer the "A716" command code with the 1st byte. (2) Transfer the verify command code "D016" with the 2nd byte. With the verify command code, the erase operation will start and continue for all blocks in the flash memory. The results of the erase operation can be reviewed in the status register. Each block can be erase-protected with the lock bit. Refer to the data protection function and status register sections for more details.
RxD1 (M30245 reception data) TxD1 (M30245 transmit data)
A716
D016
Figure 1.183. Timing for erasing all unlocked blocks
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 227 of 264
M30245 Group
Serial I/O Mode 2
5. Read Status Register Command This command reads the status information. When the "7016" command code is sent with the 1st byte, the contents of the status register (SRD) are read with the 2nd byte and the contents of status register 1 (SRD1) are read with the 3rd byte. Figure 1.184 shows the read status register timing.
RxD1 (M30245 reception data) TxD1 (M30245 transmit data)
Figure 1.184. Timing for reading the status register
7016
SRD output
SRD1 output
6. Clear Status Register Command This command clears the bits (SR3–SR5) that are set when an erase, program or status operation ends in error. When the "5016" command code is sent with the 1st byte, the SR3-SR5 bits are cleared. Figure 1.185 shows the clear status register timing.
RxD1 (M30245 reception data) TxD1 (M30245 transmit data)
Figure 1.185. Timing for clearing the status register
5016
7. Read Lock Bit Status Command This command reads the lock bit status of the specified block. Figure 1.186 shows the read lock bit status timing. To execute the read lock bit status command: (1) Transfer the "7116" command code with the 1st byte. (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively. (3) The lock bit data of the specified block is output with the 4th byte. The 6th bit (D6) of the output data is the lock bit data. Write the highest address of the specified block for addresses A8 to A23.
RxD1 (M30245 reception data) TxD1 (M30245 transmit data)
Figure 1.186. Timing for reading lock bit status
7116
A8 to A15
A16 to A23
D6
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 228 of 264
M30245 Group
Serial I/O Mode 2
8. Lock Bit Program Command This command writes "0" (lock) for the lock bit of the specified block. Figure 1.187 shows the lock bit program timing. To execute the lock bit program command: (1) Transfer the "7716" command code with the 1st byte. (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively. (3) Transfer the verify command code "D016" with the 4th byte. With the verify command code, "0" is written for the lock bit of the specified block. Write the highest address of the specified block for addresses A8 to A23. The lock bit status can be read with the read lock bit status command. Refer to the data protection function for more details about the lock bit function and reset procedure.
RxD1 (M30245 reception data) TxD1 (M30245 transmit data)
Figure 1.187. Timing for the lock bit program
7716
A 8 to A15
A16 to A23
D016
9. Lock Bit Enable Command This command enables the lock bits for all blocks. The command code "7A16" is sent with the 1st byte of the serial transmission. This command only enables the lock bit function; it does not set the lock bit itself. Figure 1.188 shows the lock bit enable timing.
RxD1 (M30245 reception data) TxD1 (M30245 transmit data)
Figure 1.188. Timing for enabling the lock bit
7A16
10. Lock Bit Disable Command This command disables the lock bit for all blocks. The command code "7516" is sent with the 1st byte of the serial transmission. This command only disables the lock bit function; it does not set the lock bit itself. However, if an erase command is executed after executing the lock bit disable command, all "0" (locked) lock bit data is set to "1" (unlocked) after the erase operation ends. Figure 1.189 shows the lock bit disable timing. After reset the lock bit is always enabled.
RxD1 (M30245 reception data) TxD1 (M30245 transmit data)
Figure 1.189. Timing for disabling the lock bit
7516
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 229 of 264
M30245 Group
Serial I/O Mode 2
11. ID Check This command checks the ID code. Figure 1.190 shows the ID check command timing. To execute the boot ID check command: (1) Transfer the "F516" command code with the 1st byte. (2) Transfer addresses A0 to A7, A8 to A15 and A16 to A23 of the 1st byte of the ID code with the 2nd, 3rd and 4th bytes respectively. (3) Transfer the number of data sets of the ID code with the 5th byte. (4) The ID code is sent with the 6th byte on, starting with the 1st byte of the code. See the ID code section for more information.
RxD1 (M30245 reception data) TxD1 (M30245 transmit data)
F516
DF16
FF16
0F16
ID size
ID1
ID7
Figure 1.190. Timing for the ID check
12. Download Command This command downloads a program to the RAM for execution. Figure 1.191 shows the download command timing. To execute the download command: (1) Transfer the "FA16" command code with the 1st byte. (2) Transfer the program size with the 2nd and 3rd bytes. (3) Transfer the check sum with the 4th byte. The check sum is added to all data sent from the 5th byte on. (4) The program to execute is sent starting with the 5th byte. When all data has been transmitted, if the check sum matches, the downloaded program is executed. The size of the program will vary according to the internal RAM.
RxD1 (M30245 reception data) TxD1 (M30245 transmit data)
FA16
Data size (low)
Check sum
Program data
Program data
Data size (high)
Figure 1.191. Timing for download
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 230 of 264
M30245 Group
Serial I/O Mode 2
13. Version Information Output Command This command outputs the version information of the control program stored in the boot area. Figure 1.192 shows the version information output timing. To execute the version information output command: (1) Transfer the "FB16" command code with the 1st byte. (2) The version information will be output from the 2nd byte on. This version data is composed of 8 ASCII code characters.
RxD1 (M30245 reception data) TxD1 (M30245 transmit data)
FB16
'V'
'E'
'R'
'X'
Figure 1.192. Timing for version information output
14. Boot ROM Area Output Command This command outputs the control program stored in the boot ROM area in one page blocks (256 bytes). Figure 1.193 shows the boot ROM area output timing. To execute the boot ROM area output command: (1) Transfer the "FC16" command code with the 1st byte. (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively. (3) Starting with the 4th byte, data (D0-D7) for the page (256 bytes) specified by addresses A8 to A23, will be output sequentially from the smallest address first.
RxD1 (M30245 reception data) TxD1 (M30245 transmit data)
FC16
A8 to A15
A16 to A23
data0
data255
Figure 1.193. Timing for boot ROM area output
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 231 of 264
M30245 Group
Serial I/O Mode 2
15. Read Check Data This command reads the check data, that confirms that the write data, sent with the page program command, was successfully received. Figure 1.194 shows the read check data timing. To execute the read check data: (1) Transfer the "FD16" command code with the 1st byte. (2) The check data (low) is received with the 2nd byte and the check data (high) with the 3rd. To use this read check data command, first execute the command and then initialize the check data. Next, execute the page program command the required number of times. Afterwards, when the read check command is executed again, the check data (for all of the read data sent with the page program command during this time) is read. The check data is the result of a CRC operation of write data.
RxD1 (M30245 reception data) TxD1 (M30245 transmit data) Check data (low) Check data (high)
FD16
Figure 1.194. Timing for the read check data
16. Baud Rate 9600 This command changes the baud rate to 9,600 bps. Figure 1.195 shows the baud rate 9600 command timing. To execute the baud rate 9600 bps command: (1) Transfer the "B016" command code with the 1st byte. (2) After the "B016" check code is output with the 2nd byte, change the baud rate to 9,600 bps.
RxD1 (M30245 reception data) TxD1 (M30245 transmit data)
Figure 1.195. Timing of baud rate 9600
B016
B016
17. Baud Rate 19200 This command changes the baud rate to 19,200 bps. Figure 1.196 shows the baud rate 19200 command timing. To execute the baud rate 19200 bps command: (1) Transfer the "B116" command code with the 1st byte. (2) After the "B116" check code is output with the 2nd byte, change the baud rate to 19,200 bps.
RxD1 (M30245 reception data) TxD1 (M30245 transmit data)
Figure 1.196. Timing of baud rate 19200
B116
B116
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 232 of 264
M30245 Group
Serial I/O Mode 2
18. Baud Rate 38400 This command changes the baud rate to 38,400 bps. Figure 1.197 shows the baud rate 38400 command timing. To execute the baud rate 38400 bps command: (1) Transfer the "B216" command code with the 1st byte. (2) After the "B216" check code is output with the 2nd byte, change the baud rate to 38,400 bps.
RxD1 (M30245 reception data) TxD1 (M30245 transmit data)
B216
B216
Figure 1.197. Timing of baud rate 38400
19. Baud Rate 57600 This command changes the baud rate to 57,600 bps. Figure 1.198 shows the baud rate 57600 command timing. To execute the baud rate 57600 bps command: (1) Transfer the "B316" command code with the 1st byte. (2) After the "B316"check code is output with the 2nd byte, change the baud rate to 57,600 bps.
RxD1 (M30245 reception data) TxD1 (M30245 transmit data)
B316
B316
F.igure 1.198. Timing of baud rate 57600
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 233 of 264
M30245 Group
Electrical Characteristics
Electrical Specifications
Absolute Maximum Ratings
Table 1.76. Absolute maximum ratings
Symbol
Vcc AVcc UVcc VI Supply voltage
Parameter
Condition
Vcc = AVcc = UVcc Vcc = AVcc = UVcc Vcc = AVcc = UVcc
Rated value
-0.3 to 4.0 -0.3 to 4.0 -0.3 to 4.0 -0.3 to Vcc + 0.3
Unit
V V V V
Analog supply voltage USB circuit supply voltage Input voltage RESET, CNVss, BYTE, P0 0 t o P0 7, P1 0 t o P1 7, P20 t o P2 7, P3 0 t o P3 7, P4 0 t o P47, P5 0 t o P57, P6 0 t o P67, P72 to P77 , P8 0 t o P87 P90, P9 2 , P93, P10 0 t o P107, VREF, X IN , D+, DP70 t o P7 1 VbusDTCT
-0.3 to 4.0 -0.3 to 5.50 -0.3 to Vcc + 0.3
V V V
VO
Output voltage
P00 t o P0 7, P1 0 t o P1 7, P2 0 to P27, P3 0 t o P37, P4 0 t o P47, P50 t o P5 7, P6 0 t o P6 7, P7 2 t o P77, P8 0 t o P84, P8 6, P8 7, P9 0, P9 2, P93, P10 0 to P107, X OUT, D+, DP70 t o P7 1
-0.3 to 4.0 Topr = 25°C 300 -20 to 85 -65 to 150
V mW °C °C
Pd Topr Tstg
Power dissipation Operating ambient temperature Storage temperature
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 234 of 264
M30245 Group
Electrical Characteristics
Recommended operating conditions
Table 1.77. Recommended operating conditions (Note 1)
Standard Symbol
Vcc AVcc
UVcc
Parameter Min.
Supply voltage Analog supply voltage
USB supply voltage 3.0
Unit Typ.
3.3 Vcc
3.3 3.6
Max.
3.6 V V
V
3.0
Vss AVss VIH
Supply voltage Analog supply voltage HIGH P00 to P0 7, P10 to P17, P2 0 to P2 7, P30 to P3 7, P4 0 to input voltage P4 7, P5 0 to P5 7, P6 0 to P6 7, P72 to P77, P8 0 to P8 7, P90, 0.8 Vcc P9 2, P93, P100 to P10 7, XIN, RESET, CNVss, BYTE P70 to P71
D+, DVbusDTCT 0.8 Vcc 2.0 4.0
0 0 Vcc
V V V
4.0
V
V
5.25 0.2 Vcc
V V
VIL
LOW P0 0 to P0 7, P10 to P17, P2 0 to P2 7, P3 0 to P3 7, P4 0 to input voltage P4 7, P5 0 to P5 7, P60 to P6 7, P72 to P77, P8 0 to P8 7, P90, P92, P9 3, P10 0 to P10 7, XIN, RESET, CNVss, BYTE
P70 to P71 D+, DVbusDTCT
0.2 Vcc 0.8 1.0
V V V
IOH (peak)
HIGH P00 to P0 7, P10 to P17, P2 0 to P2 7, P3 0 to P3 7, P4 0 to peak output P4 7, P50 to P5 7, P60 to P6 7, P72 to P77, P80 to P8 4, P86, P87, P90, P92, P93, P10 0 to P10 7 current HIGH aver- P00 to P0 7, P10 to P17, P2 0 to P2 7, P3 0 to P3 7, P4 0 to age output P4 7, P50 to P5 7, P60 to P6 7, P72 to P77, P80 to P8 4, current P8 6, P87, P90, P92, P93, P100 to P10 7 LOW P00 to P07, P10 to P17, P2 0 to P27, P30 to P37, P40 to peak output P47, P50 to P5 7, P6 0 to P6 7, P72 to P77, P80 to P84, current P8 6, P87, P9 0, P92, P93, P100 to P10 7 LOW average output current
P0 0 to P07, P10 to P17, P2 0 to P2 7, P3 0 to P3 7, P40 to P47, P50 to P5 7, P6 0 to P6 7, P72 to P77, P8 0 to P8 4, P86, P87, P90, P92, P93, P10 0 to P10 7 (Note 4)
-10.0
mA
IOH (avg)
-5.0
mA
IOL (peak)
10.0
mA
IOL (avg)
5.0 16 32.768 50
mA
MHz
f(XIN) f(XCIN)
Main clock input oscillation frequency Sub clock oscillation frequency
kHz
Note 1: Vcc = 3.0V to 3.6V at Topr = -20 to 85°C unless otherwise stated. Note 2: The mean output current is the mean values within 100ms. Note 3: The total I OL (peak) and IOH (peak) for Ports P0, P1, P2, P86, P8 7, P9 and P10 must be 80mA max. The total I OL (peak) for Ports P3, P4, P5, P6, P7 and P80 to P8 4 must be 80mA max. The total I OH (peak) for ports P3, P4, P5, P6, P72 toP77 and P8 0 to P8 4 must be 80mA max. Note 4: When using the USB function, set f(XIN) to 4MHz or higher.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 235 of 264
M30245 Group
Electrical Characteristics
Electrical characteristics
Table 1.78. Electrical characteristics (Note 1)
Standard Symbol Parameter P0 0 t o P07, P10 t o P17, P20 t o P27, P30 t o P37, P4 0 t o P47, P50 t o P57, P60 t o P62, P64 t o P66, P70 t o P77, P80 t o P84, P86, P87, P9 0, P92, P93, P100 t o P107 P6 3, P6 7 X OUT X COUT VOL LOW output voltage
HIGHPOWER LOWPOWER HIGHPOWER LOWPOWER
Measuring condition Min. Typ. Max. IOH = -1mA 2.5
Unit
VOH
HIGH output voltage
V
IOH = -10mA
IOH = -0.1mA IOH =
2.0 2.5 2.5 2.5 2.5
V V V
P0 0 t o P07, P10 t o P17, P20 t o P27, P30 t o P37, P4 0 t o P47, P50 t o P57, P60 t o P6 2, P64 t o P66, P70 t o P77, P80 t o P84, P86, P87, P9 0, P92, P93, P100 t o P10 7 P63, P67, P70 t o P77 (P7 high drive mode) X OUT X COUT
HIGHPOWER LOWPOWER HIGHPOWER LOWPOWER
IOL = 1mA 0.5 V
IOL = 10mA IOL = 0.1mA
IOL =
0.8 0.5 0.5 0.5 0.5 0.2 1.0
V V V
VT + - VT -
Hysteresis HOLD, RDY, TA0 IN to TA4 IN, INT0 to INT2, AD TRG , CTS0 to CTS3, CLK0, CLK1, TA2 OUT to TA4 OUT, NMI, KI 0 t o KI 7, RXD0 to RXD3, SCL, SDA RESET VbusDTCT HIGH input P0 0 to P07, P10 to P17, P20 to P2 7, P3 0 to P37, P4 0 to P47, P5 0 to P57, P60 to P67, P70 to P77, current P8 0 to P87, P9 0, P92, P93, P10 0 to P10 7, XIN, RESET, CNVSS, BYTE VbusDTCT
V
0.2 1.0 VI = VCC
1.8
V V
IIH
4
50 V I = 0V -4 VI = 0V 30.0 50.0 1.0 10 When clock is stopped 2.0 16 25 30 12 43 167.0 k M M V mA mA
IIL
LOW input P0 0 to P07, P10 to P17, P20 to P27, P30 to P37, P4 0 to P47, P5 0 to P57, P6 0 to P67, P70 to P77, current P8 0 to P87, P90, P9 2, P93, P100 to P10 7, X IN, RESET, CNVSS, BYTE, VbusDTCT P0 0 to P0 7, P10 to P17, P20 to P2 7, P30 to P37, Pull-up resistance P4 0 to P47, P50 to P57, P60 to P67, P70 to P77, P8 0 to P84, P86, P87, P9 0, P92, P93, P100 to P10 7 Feedback XIN resistance X CIN RAM retention voltage Power supply current In single-chip mode, the output pins are open and other pins are Vss
RPULLUP
RfXIN RfXCIN VRAM Icc
f(XIN) = 16MHz Square wave, no division, USB off f(XIN) = 16MHz Square wave, no division, USB on f(X CIN) = 32kHz Square wave f(X CIN) = 32kHz When a WAIT instruction is executed. (Note 2) Flash memory version Topr = 25°C, when clock is stopped, USB suspend mode Topr = 45°C, when clock is stopped, USB suspend mode Topr = 25°C, when clock is stopped, USB suspend mode Topr = 45°C, when clock is stopped, USB suspend mode
235 420 95 190
Mask ROM version
Note 1 : Vcc = 3.0V to 3.6V, Vss = 0V at Topr = -20°C to 85°C, f(X IN) = 16MHz unless otherwise stated. Note 2 : With one timer operated using fc32.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 236 of 264
M30245 Group
Electrical Characteristics
Table 1.79. USB electrical characteristics (Note 1)
Symbol
Parameter
Measuring Condition Min IOH /IOL = +/- 18.3mA, UVCC = 3.00V, Rx = 33Ω IOH /IOL = +/- 18.3mA, UVCC = 3.00V, Rx = 33Ω USB suspend mode, Flash Topr=25°C internal clock stopped, memory with / without Vbus Detect version Topr=45°C Mask ROM version Topr=25°C Topr=45°C
Standard Typ Max
Unit
VOH VOL Isusp
D+, DD+, DSuspend current
2.2
3.6
0.8 235 420 95 190
V V
0
Note1 : Vcc = 3.0V to 3.6V, Vss = 0V, Topr = -20°C to 85°C unless otherwise specified.
Table 1.80. A/D conversion characteristics (Note 1)
Symbol Resolution
Parameter
Measuring condition VREF = VCC
Standard Unit Min Typ Max 10 +4 +4 +2 +2 10 3.3 2.8 0.3 Vcc 0 Vcc V V 40 Bits LSB LSB LSB LSB
Sample and hold function not used (10 bit) Absolute accuracy Sample and hold function used (10 bit) Sample and hold function not used (8 bit) Sample and hold function used (8 bit) RLADDER tCONV tCONV tSAMP VREF VIA Ladder resistance Conversion time (10 bit) Conversion time (8 bit) Sampling time Reference voltage Analog input voltage
VREF = VCC VREF = VCC VREF = VCC VREF = VCC VREF = VCC VREF = VCC VREF = VCC
Note 1 : VCC, AVCC, VREF = 3.3V, VSS, AVSS = 0V, Topr = 25°C, f(XIN) = 16MHz. Note 2 : Divide the frequency if f(XIN) exceeds 10MHz, and make ΦAD equal to or less than 10MHz.
Table 1.81. Flash memory version electrical characteristics (Note 1)
Symbol -
Parameter
Measuring condition
Standard Min Typ 6 50 50xN 6 Max 120 600 60xN 120 Unit ms ms ms ms
Page Program Time Block erase time Erase all unlocked blocks time Lock bit program time
(Note 2) (Note 2)
Note 1: Vcc = 3.0V to 3.6V, Vss = 0V, Topr = 0°C to 60°C Note 2: N denotes the number of block erases.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 237 of 264
M30245 Group
Electrical Characteristics
Timing requirements (Vcc = 3.3V, Vss=0V, Topr =-20 C to 85 C unless otherwise stated)
Table 1.82. External clock input
Standard Symbol tc tw(H) tw(L) tr tf External clock input cycle time External clock input HIGH pulse width External clock input LOW pulse width External clock rise time External clock fall time Parameter Min 62.5 29.5 29.5 10 10 Max ns ns ns ns ns Unit
Table 1.83. Memory expansion and microprocessor modes
Standard Symbol tac1 (RD-DB) tac2 (RD-DB) tsu (DB-RD) tsu (RDY-BCLK) tsu (HOLD-BCLK) th (RD-DB) th (BCLK-RDY) th (BCLK-HOLD) Parameter Min Data input access time (no wait) Data input access time (with wait) Data input setup time RDY input setup time HOLD input setup time Data input hold time RDY input hold time HOLD input hold time 0 0 0 50 40 105 Max (Note 1) (Note 2) ns ns ns ns ns ns ns ns Unit
Note 1: tac1 = tcyc / 2 - 60nS Note 2: tac2 = (m+0.5) x tcyc - 60nS m = number of wait states (1 to 3)
Table 1.84. Timer A input (counter input in event counter mode)
Standard Symbol tc(TA) tw(TAH) tw(TAL) AiIN input cycle time TAiIN input HIGH pulse width TAiIN input LOW pulse width Parameter Min 100 50 40 Max ns ns ns Unit
Table 1.85. Timer A input (gating input in timer mode)
Standard Symbol tc(TA) tw(TAH) tw(TAL) AiIN input cycle time TAiIN input HIGH pulse width TAiIN input LOW pulse width Parameter Min Note Note Note Max ns ns ns Unit
Note: When using the external gating mode feature, the width of TAiIN needs to be greater than the period of the clock source selected.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 238 of 264
M30245 Group
Electrical Characteristics
Timing requirements (Vcc = 3.3V, Vss=0V, Topr =-20 C to 85 C unless otherwise stated)
Table 1.86. Timer A input (external trigger input in one-shot timer mode)
Standard Symbol tc(TA) tw(TAH) tw(TAL) AiIN input cycle time TAiIN input HIGH pulse width TAiIN input LOW pulse width Parameter Min 200 100 100 Max ns ns ns Unit
Table 1.87. Timer A input (external trigger input in pulse width modulation mode)
Standard Symbol tw(TAH) tw(TAL) TAiIN input HIGH pulse width TAiIN input LOW pulse width Parameter Min 100 100 Max ns ns Unit
Table 1.88. Timer input (up/down input in event counter mode)
Standard Symbol tc(UP) tw(UPH) tw(UPL) tsu(UP-TIN) th(TIN-UP) AiOUT input cycle time TAiOUT input HIGH pulse width TAiOUT input LOW pulse width TAiOUT input setup time TAiOUT input hold time Parameter Min 2000 1000 1000 400 400 Max ns ns ns ns ns Unit
Table 1.89. A/D trigger input
Standard Symbol tc(AD) tw(ADL) Parameter Min ADTRG input cycle time(triggerable minimum) ADTRG input LOW pulse width 1000 125 Max ns ns Unit
Table 1.90. External interrupt INTi inputs
Standard Symbol tw(INH) tw(INL) INTI input HIGH pulse width INTI input LOW pulse width Parameter Min 250 250 Max ns ns Unit
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 239 of 264
M30245 Group
Electrical Characteristics
Timing requirements (Vcc = 3.3V, Vss=0V, Topr =-20 C to 85 C unless otherwise stated)
Table 1.91. Serial I/O timing
Standard Symbol tc(CK) tw(CKH) tw(CKL) tsu(D-C) th(C-D) CLKi input cycle time CLKi input HIGH pulse width CLKi input LOW pulse width RxDi input setup time RxDi input hold time Parameter Min 160 60 60 60 20 Max ns ns ns ns ns Unit
Table 1.92. Vbus Detect interrupt
Standard Symbol Parameter Min tw(INT) VbusDTCT Interrupt pulse width 50 Max
µS
Unit
Table 1.93. Serial Sound Interface (SSI)
Standard Symbol tc(SCK) tw(SCKH) tw(SCKL) tsu(SRxD-SCK) th(SCK-SRxD) t1(SCK-WS) SCKi input cycle time SCKi input HIGH pulse width SCKi input LOW pulse width SRxDi input setup time SRxDi input hold time SCKP=0 SCKP=1 t2(WS-SCK) SCKP=0 SCKP=1
Table 1.94. AND Flash Control timing
Parameter Min 62.5 29.5 29.5 10 10 SCKi rising edge to WS edge SCKi falling edge to WS edge WS edge to SCKi rising edge WS edge to SCKi falling edge 10 10 10 10 Max
Unit ns ns ns ns ns ns ns ns
Symbol
Parameter AND_DATA (status data) input hold time AND_DATA input hold time AND_DATA (status data) input setup time AND_DATA input setup time
Standard Min 0 0 50 43 Max
Unit ns ns ns ns
th(OE-D) th2(SC-D) tsu(D-OE) tsu(D-SC)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 240 of 264
M30245 Group
Electrical Characteristics
Switching characteristics (Vcc = 3.3V, Vss=0V, Topr =-20 C to 85 C unless otherwise stated)
Table 1.95. Memory expansion mode and microprocessor mode
Symbol
Parameter Address output delay time Address output hold time Address output hold time Address output hold time Chip select output delay time Chip select output hold time ALE signal output delay time ALE signal output hold time RD signal output delay time RD signal output hold time WR signal output delay time WR signal output hold time Data output delay time Data output tristate time Data output delay time Data output hold time Write high to Chip select high time HLDA output delay time
Measuring condition
Standard Min. Max. 30 0 0 0 30
Unit ns ns ns ns ns ns
td (BCLK-AD) th (BCLK-AD) th (RD-AD) th (WR-AD) td (BCLK-CS) th (BCLK-CS) td (BCLK-ALE) th (BCLK-ALE) td (BCLK-RD) th (BCLK-RD) td (BCLK-WR) th (BCLK-WR) td (BCLK-DB) th (BCLK-DB) td (DB-WR) th (WR-DB) th (WR-CS) td (BCLK-HLDA)
See Figure 1.199 VIL = 0.2Vcc, VIH = 0.8Vcc, VOL = 0.5Vcc, VOH = 0.5Vcc
0 30 0 30 0 30 0 40 0 (Note 1) (Note 2) (Note 3) 40
ns ns ns ns ns ns ns ns ns ns ns ns
Note 1:Calculated according toothe BCLK frequency as shown below:
(When PM16 = 0) td (DB-WR) = (m-0.5) X tcyc - 40nS (When PM16 = 1) td (DB-WR) = m X tcyc - 40nS Note 2: Calculated as follows: th (WR-DB) = tcyc / 2 Note 3: Calculated as follows: th (WR-CS) = tcyc / 2
}
0 Wait selected: m = 1 1 Wait selected: m = 1 2 Wait selected: m = 2 3 Wait selected: m = 3
P0 P1
30pF
P2 P3 P4 P5 P6 P7 P8 P9 P10
Figure 1.199. Port P0 to P10 measurement circuit
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 241 of 264
M30245 Group
Electrical Characteristics
Switching characteristics (Vcc = 3.3V, Vss=0V, Topr =-20 C to 85 C unless otherwise stated)
Table 1.96. Serial I/O switching
Standard Symbol Parameter Min td(C-Q) th(C-Q) tr(CK) tf(CK) TxDi output delay time TxDi hold time CLKi output rise time CLKi output fall time Internal clock is selected as transfer clock Internal clock is selected as transfer clock External clock is selected as transfer clock Internal clock is selected as transfer clock 0 7 7 Max 80 30 ns ns ns ns ns Unit
Table 1.97. Serial Sound Interface (SSI)
Standard Symbol td(WS-XMT) td(SCK-XMT) Parameter Min XMTi output delay time (WS based) XMTi output delay time (SCK based) Max 20 20 ns ns Unit
Table 1.98. AND Flash Control switching
Standard Symbol Parameter Min Max (Note 1) (Note 2)
(Note 3) (Note 4) (Note 5) (Note 6) (Note 7) (Note 8)
Unit ns ns ns ns
ns ns ns ns
td(D-SC) td(D-WE) th1(SC-D) th(WE-D) tw(OEL) tw1(SCH) tw2(SCH) tw(WEL)
Note 1: Note 2: Note 3: Note 4: Note 5: Note 6: Note 7: Note 8:
AND_DATA (program data) output delay time AND_DATA (command/address data) output delay time AND_DATA (program data) output hold time AND_DATA (command/address data) output hold time
AND_OE LOW pulse width
AND_SC write HIGH pulse width AND_SC read HIGH pulse width
AND_WE LOW pulse width
td(D-SC) = 0.5tcyc - 15nS td(D-WE) = 1.5tcyc - 43nS th1(SC-D) = 1.5tcyc - 30nS th(WE-D) = 0.5tcyc nS tw(OEL) = 1.5tcyc - 10nS tw1(SCH) = tcyc - 15nS tw2(SCH) = 1.5tcyc - 10nS tw(WEL) = tcyc - 15nS
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 242 of 264
M30245 Group
Electrical Characteristics
Timing Diagrams
tc(TA) tw(TAH) TAiIN input tw(TAL) tc(UP) tw(UPH) TAiOUT input tw(UPL) TAiOUT input (Up/down input) During event counter mode TAiIN input
(When count on falling edge is selected)
th(TIN–UP)
tsu(UP–TIN)
TAiIN input
(When count on rising edge is selected)
tc(AD) tw(ADL) ADTRG input tc(CK) tr(CK) tw(CKH) CLKi tw(CKL) TxDi td(C–Q) RxDi tw(INL) INTi input tw(INH) tsu(D–C) th(C–D) th(C–Q) tf(CK)
Figure 1.200. Timing diagram 1
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 243 of 264
M30245 Group
Electrical Characteristics
Memory Expansion Mode and Microprocessor Mode
(With no wait) Read timing
BCLK td(BCLK-CS) CSi
tcyc
th(BCLK-CS)
td(BCLK-AD) ADi BHE ALE td(BCLK-RD) RD
th(BCLK-AD)
td(BCLK-ALE) th(BCLK-ALE)
th(RD-AD) th(BCLK-RD)
tac1(RD-DB) DB
Hi-Z
tSU(DB-RD)
th(RD-DB)
Write timing BCLK td(BCLK-CS) CSi
tcyc
th(BCLK-CS) th(WR-CS) th(BCLK-AD)
td(BCLK-AD) ADi BHE ALE td(BCLK-WR) WR,WRL, WRH (PM16=0)
td(BCLK-ALE)
th(WR-AD) th(BCLK-WR)
th(BCLK-ALE)
th(BCLK-WR) WR,WRL, WRH (PM16=1) DBi (PM16=0) DBi (PM16=1) td(BCLK-DB) td(DB-WR) th(WR-DB) td(BCLK-WR) th(BCLK-DB)
td(BCLK-DB)
td(DB-WR) th(WR-DB)
th(BCLK-DB)
Figu!re 1.201. Timing diagram 2
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 244 of 264
M30245 Group
Electrical Characteristics
Memory Expansion Mode and Microprocessor Mode
(When accessing external memory area with 1 wait) Read timing BCLK td(BCLK-CS) CSi
tcyc
th(BCLK-CS)
td(BCLK-AD) ADi BHE ALE td(BCLK-RD) RD tac2(RD-DB) DB
Hi-Z
th(BCLK-AD)
td(BCLK-ALE)
th(RD-AD)
th(BCLK-ALE) th(BCLK-RD)
tSU(DB-RD) Write timing BCLK td(BCLK-CS) CSi
tcyc
th(RD-DB)
th(BCLK-CS) th(WR-CS) th(BCLK-AD)
td(BCLK-AD) ADi BHE ALE td(BCLK-WR) WR,WRL, WRH (PM16=0)
td(BCLK-ALE)
th(WR-AD)
th(BCLK-WR)
th(BCLK-ALE)
th(BCLK-WR) WR,WRL, WRH (PM16=1) DBi (PM16=0) td(BCLK–DB) td(DB-WR) th(WR-DB) td(BCLK-WR) th(BCLK-DB)
td(BCLK-DB) td(DB-WR) th(WR-DB)
th(BCLK-DB)
DBi (PM16=1)
Figure 1.202. Timing diagram 3
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 245 of 264
M30245 Group
Electrical Characteristics
Serial Sound Interface Timing
(SCKP=0, SCK falling edge is before WS edge) tc(SCK) tw(SCKH) SCKi t1(SCK-WS) WSi td(WS-XMT) XMTi tsu(RX-SCK) RXi th(SCK-RX) t2(WS-SCK) tw(SCKL)
(SCKP=0, SCK falling edge is after WS edge) tc(SCK) tw(SCKH) SCKi t1(SCK-WS) WSi td(SCK-XMT) XMTi tsu(RX-SCK) RXi th(SCK-RX) t2(WS-SCK) tw(SCKL)
Figure 1.203. Serial Sound Interface timing diagram 1
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 246 of 264
M30245 Group
Electrical Characteristics
Serial Sound Interface Timing
(SCKP=1, SCK rising edge is before WS edge) tc(SCK) tw(SCKL) SCKi t1(SCK-WS) WSi td(WS-XMT) XMTi tsu(RX-SCK) RXi th(SCK-RX) t2(WS-SCK) tw(SCKH)
(SCKP=1, SCK rising edge is after WS edge) tc(SCK) tw(SCKL) SCKi t1(SCK-WS) WSi td(SCK-XMT) XMTi tsu(RX-SCK) RXi th(SCK-RX) t2(WS-SCK) tw(SCKH)
Figure 1.204. Serial Sound Interface timing diagram 2
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 247 of 264
M30245 Group
Electrical Characteristics
AND Flash Control Timing
Read timing BCLK
Read Cycle
ADi
03E0h (P0)
OECTL=1, WECTL=1 => Status Read AND_DATA (P0) AND_WE (P11) AND_OE (P12) AND_SC (P10)
'L' 'Hi-Z'
tsu(D-OE)
'H'
th(OE-D) tw(OEL)
OECTL=1, WECTL=0 => No Read Function OECTL=0, WECTL=1 => Data Read AND_DATA (P0) AND_WE (P11) AND_OE (P12) AND_SC (P10) OECTL=0, WECTL=0 => INHIBITED
'Hi-Z'
tsu(D-SC)
'H'
'L'
th2(SC-D) tw2(SCH)
Figure 1.205. AND Flash Control read timing diagram
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 248 of 264
M30245 Group
Electrical Characteristics
AND Flash Control Timing
Write timing BCLK
Write Cycle
ADi
03E0h (P0)
OECTL=1, WECTL=1 => Command/Address Write
AND_DATA (P0)
AND_WE (P11)
AND_OE (P12)
'Hi-Z'
td(D-WE) tw(WEL)
'H'
th(WE-D)
AND_SC (P10)
'L'
OECTL=1, WECTL=0 => Program Data Write
AND_DATA (P0)
AND_WE (P11)
AND_OE (P12)
'Hi-Z'
th1(SC-D)
'H'
'H'
AND_SC (P10)
td(D-SC)
tw1(SCH)
OECTL=0, WECTL=1 => No Write Function
OECTL=0, WECTL=0 => INHIBITED
Figure 1.206. AND Flash Control write timing diagram
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 249 of 264
M30245 Group
Usage Notes
Usage Notes
Timer A
Timer mode The value of the counter can be read, with arbitrary timing, by reading the Timer Ai register while a count is in progress. Reading the Timer Ai register with the reload timing gets “FFFF16”. After setting a value in the Timer Ai register, a proper value can be read with the counter stopped before it starts counting. Event counter mode The value of the counter can be read, with arbitrary timing, by reading the Timer Ai register while a count is in progress. Reading the Timer Ai register with the reload timing gets “FFFF 16” by underflow or “0000 16 ” by overflow. After setting a value in the Timer Ai register, a proper value can be read with the counter stopped before it starts counting . Reset the timer when counting has stopped in free run type. If using “Free-Run type”, the timer register contents may be unknown when counting begins. Set the timer value immediately after counting has started. Example if the up/down count is not switched: • Enable the “Reload” function and write to the timer register before counting begins. • Rewrite the value to the timer register immediately after counting has started. • If counting up, rewrite “000016” to the timer register. • If counting down, rewrite “FFFF1” to the timer register. This will cause the same operation as “Free-Run type”. Example if the up/down count is switched: • Use the “Reload type” operation until the first count pulse is input. • Switch to “Free-Run type”. One-shot timer mode Setting the count start flag to “0” while a count is in progress causes as the following: • The counter stops counting and a content of reload register is reloaded. • The TAiOUT pin outputs “L” level. • The interrupt request generated and the Timer Ai interrupt request bit goes to “1”. The output from the one-shot timer synchronizes with the count source generated internally. Therefore, when an external trigger has been selected, a delay of one cycle of count source (maximum) occurs between the trigger input to the TAiIN pin and the one-shot timer output. The Timer Ai interrupt request bit goes to “1” if the timer's operation mode is set using any of the following procedures: • Selecting one-shot timer mode after reset. • Changing operation mode from timer mode to one-shot timer mode. • Changing operation mode from event counter mode to one-shot timer mode. Therefore, to use Timer Ai interrupt (interrupt request bit), set Timer Ai interrupt request bit to “0” after the above listed changes have been made. If a trigger occurs while a count is in progress, after the counter performs one down count following the reoccurrence of a trigger, the reload register contents are reloaded, and the count continues. To generate a trigger while a count is in progress, generate the second trigger after a period longer than one cycle of the timer's count source after the previous trigger occurred.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 250 of 264
M30245 Group
Usage Notes
Pulse modulation mode The Timer Ai interrupt request bit becomes “1” if setting operation mode of the timer in compliance with any of the following procedures: • Selecting PWM mode after reset. • Changing operation mode from timer mode to PWM mode. • Changing operation mode from event counter mode to PWM mode. Therefore, to use Timer Ai interrupt (interrupt request bit), set Timer Ai interrupt request bit to “0” after the above listed changes have been made. Setting the count start flag to “0” while PWM pulses are being output causes the counter to stop counting. If the TAiOUT pin is outputting an “H” level in this instance, the output level goes to “L”, and the Timer Ai interrupt request bit goes to “1”. If the TAiOUT pin is outputting an “L” level in this instance, the level does not change, and the Timer Ai interrupt request bit does not becomes “1”.
A/D converter
• Write to each bit (except bit 6) of AD control register 0, AD control register 1, and to bit 0 of AD control register 2 when A/D conversion is stopped (before a trigger occurs). When the VREF connection bit is changed from "0" to “1”, wait 1 µs or longer before starting A/D conversion. • When changing A/D operation mode, select the analog input pin again. • Using one-shot mode or single sweep mode: Read the corresponding AD register after confirming A/D conversion is finished. (Check the A/D conversion interrupt request bit.) • Using repeat mode, repeat sweep mode 0 or repeat sweep mode 1: Use the undivided main clock as the internal CPU clock. When f(Xin) is faster than 10MHz, make the A/D frequency 10MHz or less by dividing.
Serial I/O (UART Mode)
Description When the CLKi and CTSi pin level goes to “H” (Note 1), if the UiMR register is set to either of the following settings, the UiERE bit of the UiC1 register is set to “1” (parity error signal output enabled). When the PRYE bit of the UiMR register is set to “1” while the UiERE bit is “1” (parity error signal output enabled), if a parity error occurs at receiving data, the TXDi pin outputs the “L” level. To prevent this, set the UiERE bit after setting the UiMR register. • Set bits SMD2 through SMD0 to “0002” (serial I/O disabled) through “1012” (UART mode transfer data 8 bits long) • Set bits SMD2 through SMD0 to “0012” (clock synchronous serial I/O mode) through “1002” (UART mode transfer data 7 bits long) • Set bits SMD2 through SMD0 to “0012” (clock synchronous serial I/O mode) through “1012” (UART mode transfer data 8 bits long) • Set bits SMD2 through SMD0 to “0012” (clock synchronous serial I/O mode) transfer data 9 bits long) • Set bits SMD2 through SMD0 to “0102” (I2C mode) through “1012” (UART mode transfer data 8 bits long) Note 1: If the pins are not used as CLKi or CTSi, these conditions apply when the pin level goes to “H”.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 251 of 264
M30245 Group
Usage Notes
DMA
(1) Additional description of the DMA enable bit Bit 3 of the DMA0 and DMA1 control registers is assigned as the DMA enable bit. Setting the DMA enable bit to “1” makes DMA active. If data transfer starts immediately after the DMA becomes active, the DMAC performs the following operations. (a) The value of either the source pointer or the destination pointer, whichever is set to the forward direction, is reloaded to the forward direction address pointer. (b) The value of the transfer counter register is reloaded to the transfer counter. Thus, writing “1” to the DMA enable bit when DMA is active causes the above operations to be carried out, and the DMAC operates again from the initial state at that point. (2) Additional description of the DMA request bit Bit 2 of the DMA0 and DMA1 control registers is assigned as the DMA request bit. The DMA request bit is set to “1” if a DMA transfer request signal occurs even if DMA is not active. Also, changing the DMA transfer request cause select bits may set the DMA request bit to “1”. Make sure to set the DMA request bit to “0” after changing the DMA request cause select bits. The DMA request bit is set to “1” if a DMA transfer request signal occurs and is set to “0” immediately after data transfer starts. If DMA is active, data transfer starts immediately, so the value of the DMA request bit, if read by software, will be “0” in most cases. To determine whether DMA is active, read the DMA enable bit. Figure 1.207 shows the setting routine for the DMA-related registers.
START No
DMA enable bit = "0"? Yes Set DMA control register
Select DMA request causes
Set source pointer
Set destination pointer
Set transfer counter
DMA request bit ← "0" DMA request bit ← "1"
END
Figure 1.207. Setting routine of DMA control registers
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 252 of 264
M30245 Group
Usage Notes
(3) Writing to the DMAE bit in DMiCON register If the following conditions are met: The DMAE bit is set to “1” again while it is already set to “1” (DMAi is in active state). A DMA request may occur simultaneously when the DMAE bit is being written. Follow the steps below: Step 1: Write “1” to the DMAE bit and DMAS bit in DMiCON register simultaneously (Note 1). Step 2: Make sure that the DMAi is in an initial state (Note 2) in a program. If the DMAi is not in an initial state, the above steps should be repeated. Note 1: The DMAS bit remains unchanged even if “1” is written. However, if “0” is written to this bit, it is set to “0” (DMA not requested). In order to prevent the DMAS bit from being modified to “0”, “1” should be written to the DMAS bit when “1” is written to the DMAE bit. In this way the state of the DMAS bit immediately before being written can be maintained. Similarly, when writing to the DMAE bit with a read-modify-write instruction, “1” should be written to the DMAS bit in order to maintain a DMA request which is generated during execution. Note 2: Read the TCRi register to verify whether the DMAi is in an initial state. If the read value is equal to a value which was written to the TCRi register before DMA transfer start, the DMAi is in an initial state. (If a DMA request occurs after writing to the DMAE bit, the value written to the TCRi register is “1”.) If the read value is a value in the middle of a transfer, the DMAi is not in an initial state.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 253 of 264
M30245 Group
Usage Notes
Stop Mode and Wait Mode
___________
(1) When returning from stop mode by hardware reset, RESET pin must be set to “L” level until main clock oscillation is stabilized. (2) When switching to either wait mode or stop mode, instructions occupying four bytes either from the WAIT instruction or from the instruction that sets the all clock stop control bit to “1” within the instruction queue are prefetched and then the program stops. So put at least four NOPs in succession either to the WAIT instruction or to the instruction that sets the all clock stop control bit to “1”. (3) When using low-speed mode and low power dissipation mode, set the WAIT peripheral function clock stop bit (CM02) to “1” and do not shift to wait mode. (4) When using f SYN as the internal system clock, change to f(XIN) before entering to stop mode (set bit 0 of the frequency synthesizer control register to “0”).
Interrupts
Reading address 0000016 When maskable interrupt occurs, the CPU reads the interrupt information (the interrupt number and interrupt request evel) in the interrupt sequence. The interrupt request bit of the interrupt written in address 0000016 will then be set to “0”. Do not read address 0000016 by software. Reading address 0000016 by software sets enabled highest priority interrupt source request bit to “0”. Though the interrupt is generated, the interrupt routine may not be executed. Setting the stack pointer The value of the stack pointer immediately after reset is initialized to 000016. Accepting an interrupt before setting a value in the stack pointer may cause program runaway. Be sure to set a value in the stack pointer before accepting an interrupt. _______ When using the NMI interrupt, initialize the stack pointer at the beginning of a program. Generating any interrupts
_______
including the NMI interrupt is prohibited for the first instruction immediately after reset.
_______
The NMI interrupt
_______ _______
The NMI interrupt can not be disabled. Be sure to connect NMI pin to Vcc with a pull-up resistor if unused. Do not go _______ into stop mode when the NMI pin set to “L”.
_______
The NMI pin also serves as P85, which is exclusively an input. Reading the contents of the P8 register allows the pin _______ value to be read. Reading this pin is only to be used for establishing the pin level when the NMI interrupt is input. _______ Do not reset the CPU with the input to the NMI pin in the “L” state.
_______ _______
Do not attempt to go into stop mode when the input to the NMI pin is in “L” state. When the input to the NMI is in “L” state, CM10 is fixed to “0” thereby refusing to go into stop mode.
_______ _______
Do not attempt to go into wait mode when the input to the NMI pin is in “L” state. When the input to the NMI pin is in “L” state, the CPU stops but the oscillation does not. This action does not save power. When this occurs, the CPU is returned to the normal state by a later interrupt.
_______
Signals input to the NMI pin require an “L” level of (2 clocks + 300nS) or more from the operation clock of the CPU.
External interrupt
________ ________
Either an “H” or “L” level of at least 250 ns width is necessary for the signal input to pins INT0 to INT2 regardless of the CPU operation clock.
________ ________
When the polarity of the INT0 to INT2 pins is changed, the interrupt request bit is sometimes set to “1”. After changing the polarity, reset the interrupt request bit to “0”. Figure 1.208 shows the procedure for changing the INT interrupt generate factor.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 254 of 264
M30245 Group
Usage Notes
Clear the interrupt enable flag to "0" (Disable interrupt)
Set the interrupt priority level to level 0 (Disable INT interrupt) i
Set the polarity select bit
Clear the interrupt request bit to "0"
Set the interrupt priority level 1 to 7 (Enable the INT interrupt requests) i
Set the interrupt enable flag to "1" (Enable interrupt)
Note: Execute the settings individually. Do not execute two or more settings simultaneously.
Figure 1.208. Switching condition of INT interrupt request
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 255 of 264
M30245 Group
Usage Notes
Clearing the Interrupt request bit
Even when the IR bit (bit 3 of the interrupt control register) is cleared to "0" (interrupt not requested), it may not actually get cleared to "0" depending on the instruction used to clear it. Therefore, use the MOV instruction to clear the IR bit. Rewriting the interrupt control register Rewrite the interrupt control register so that it does not generate an interrupt request for that register. If an interrupt request occurs, rewrite the interrupt control register after the interrupt is disabled. Some program examples are described below. When an instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not always set even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the instructions below to change the register. Instructions: AND, OR, BCLR, BSET Examples 1 through 3 show how to prevent the I flag from being set to "1" (interrupts enabled) before the interrupt control register is rewritting, due to the effects of the internal bus and the instruction queue buffer.
Example 1: INT_SWITCH1: FCLR AND.B NOP NOP FSET Example 2: INT_SWITCH2: FCLR AND.B MOV.W FSET Example 3: INT_SWITCH3: PUSHC FCLR AND.B POPC FLG I #00h, 0054h FLG ;Push Flag register onto stack ;Diable interrupts. ;Clear TA0IC int. priority level and int. request bit.‘ ;Enable interrupts. I #00h, 0054h MEM, R0 I :Disable interrupts. ;Clear TA0IC int. priority level and int. request bit. ;Dummy read. ;Enable interrupts. I #00h, 0054h :Disable interrupts. ;Clear TA0IC int. priority level and int. request bit. ;Four NOP instructions are required when using the HOLD function. ;Enable interrupts.
I
The reason why two NOP instructions (four using the HOLD function) or a dummy read is inserted before "FSET I " in Examples 1 and 2, is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to the effects of the instruction queue.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 256 of 264
M30245 Group
Usage Notes
Applications
USB Transceiver
In order to meet the impedance matching requirements of the USB Specification, a 27Ω-33Ω resistor must be added to USB D+ (pin 4) and to USB D- (pin 5). In addition, capacitors connected between USB D+ and USB D- and Vss may need to be added for rise/fall time matching and edge control. These capacitors, if necessary, can be placed between the mcu and the 27-33Ω resistors. A coupling capactior may also be placed between D+ and D-. Their configuration and values will depend on the PCBs layout. Perform the approriate USB testing to determine the correct component placement. An example placement of external components is shown in Figure 1.209.
UVcc 0.47uF M30245 USB Transceiver D+ 27-33 49pF 27-33 49pF
D-
Note 1: Capacitor and resistor values and their configuration depend on PCB layout. Note 2: Connecting any type of choke coil to D+ or D- is not recomended.
Figure 1.209. Example configuration of External USB components
Attach/Detach Function
The Attach/Detach Function can be used to attach or detach a USB device from the host without physically disconnecting the USB cable. When attaching a USB device, the attach/detach register should be set to 0316 at the same time or before the USB Enable bit is set. Similarly, when detaching the device from the host , the attach/detach register should be set to 0116 when disabling the USB block. If you do not set the Attach/Detach bit (bit 1 at address 001F16) to HIGH, the system will default to its normal mode. D+ is connected to P90/ATTACH through a 1.5 K resistor in compliance with the USB specification. Note: If the D+ pin is connected to UVcc, this mode will not work. Hardware connections are shown in Figure 1.210.
Attach is connected to D+ through 1.5K resistor ATTACH [P90] 1.5K Attach/Detach mode disabled. UVCC 1.5K
Figure 1.210. Attach/Detach function connections
D+ (Pin 4 M30245)
D+ (Pin 4 M30245)
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 257 of 264
M30245 Group
Usage Notes
Programming Notes
USB
The following Programming Notes should be incorporated into user code, to ensure strict adherence to the USB protocol for Control Transfers. (1) In applications requiring high-reliability, we recommend providing the system with protective measures, such as USB function initialization by software or USB reset by the host, to prevent USB communication from being terminated unexpectedly, for example due to external causes such as noise. (2) USB2.0 specification stipulates a driver impedance 28 to 44Ω (see 7.1.1.1 Full-speed (12Mb/s) Driver Characteristics). Connect a serial resistor (recommended value: 27 to 33Ω) to the USB D+ pin and the USB D- pin to satisfy this specification. Also connect, if required, a capacitor between the USB D+ pin or USB D-pin and the Vss pin. These capacitors are to control ringing or adjust the rise and fall times and the crossover point of D+/D-. The numerical values and configuration of the peripheral components need to be adjusted according to differences in the characteristic impedance and layout of the printed circuit board. on which they are mounted. Therefore, perform careful evaluation of the system in use and observe the waveforms before deciding on connection or disconnection and adjusting the values of the resistors and capacitors. (3) Do not connect the D+ pin or the D- pin to a choke coil. (4) If the USB Attach/Detach function will not be used, connect the UVcc pin and the USB D+ pin via a 1.5 kΩ resistor. (The D+ line pull-up timing depends on the UVcc pin.) If the USB Attach/Detach function is used, connect the P90/ ATTACH pin and the USB D+ pin via a 1.5 kΩ resistor. Regardless of whether or not the USB Attach/Detach function is used, connect the UVcc pin to the power supply. In addition, the time required for the host PC to recognize the USB Attach/Detach state will vary depending state of the system as a whole, including board resistance and capacitance components, USB cable capacitance, and the board characteristics and processing speed of the host. Perform careful evaluation of the system in use. (5) The interrupt service routine (ISR) associated with those USB Function interrupts that are caused by errors must have execution priority over the ISR for EP0 interrupts. Upon receipt of a USB Function interrupt, the following actions should be taken: Step #1: From the USB Interrupt Status (USBIS) and the USB Endpoint 0 Control & Status (EP0CS) registers, determine if the 'Error Interrupt Status Flag' & the SETUP_END flag (i.e., INTST8 & EP0CSR5, respectively) are both set. [YES] => Set CLR_SETUP_END (EP0CSR11). Go to Step #2. [NO] => No special S/W action required. Go to Step #1 after the next USB Function interrupt. Step #2: Is EP0 IN FIFO loading in progress - i.e., data has been written to EP0 IN FIFO, but SET_IN_BUF_RDY (EP0CSR7) is not yet set? [YES] => Set SET_IN_BUF_RDY (EP0CSR7). Go to Step #3 after the next EP0 interrupt. [NO] => No special S/W action required. Go to Step #1 after the next USB Function interrupt. Step #3: Are OUT_BUF_RDY & SETUP (i.e., EP0CSR0 & EP0CSR2, respectively) set? [YES] => Go to Step #4. [NO] => Go to Step #3 after the next EP0 interrupt. Step #4: Does the current Control Transfer Setup stage DATA0 packet identify a Control Read Transfer? [YES] => Complete loading EP0 IN FIFO. Set CLR_OUT_BUF_RDY, SET_IN_BUF_RDY, & CLR_SETUP (i.e., EP0CSR6, EP0CSR7, & EP0CSR8, respectively). Go to Step #1 after the next USB Function interrupt. [NO] => Go to Step #3 after the next EP0 interrupt. Refer to the flowchart in Figure 1.211 for more information on this programming note.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 258 of 264
M30245 Group
Usage Notes
USB Function Interrupt
Step #1
'Error Interrupt Status Flag'=1? & SETUP_END = 1?
No
Yes
CLR_SETUP_END = 1
Step #2
Is EP0 IN FIFO loading in progress data written, but => SET_IN_BUF_RDY not yet set?
No
Yes
SET_IN_BUF_RDY = 1
Wait for EP0 Interrupt.
Step #3
OUT_BUF_RDY = 1? & SETUP = 1?
No
Yes Step #4
Does the current Setup DATA0 packet identify a Control Read Transfer ?
No
Yes
1) Complete loading EP0 IN FIFO. 2) Set: CLR_OUT_BUF_RDY = 1
Figure 1.211. USB Programming Note 1 Flowchart
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 259 of 264
M30245 Group
Usage Notes
(6) Additional actions to take upon receipt of an EP0 interrupt are as follows (Refer to the flowchart in Figure 1.212): Step #1: Is OUT_BUF_RDY (EP0CSR0) set? [YES] => Go to Step #2. [NO] => No special S/W action required. Go to Step #1 after the next EP0 interrupt. Step #2: Is SETUP_END (EP0CSR5) set? [YES] => Set CLR_OUT_BUF_RDY, CLR_SETUP_END, & SEND_STALL (i.e., EP0CSR6, EP0CSR11, & EP0CSR12, respectively). [Also set CLR_SETUP, if SETUP flag == '1'.] Go to Step #1 after the next EP0 interrupt. [NO] => Go to Step #3. Step #3: Read number of data bytes equal to the EP0 'Receive Byte Count', stored in EP0WC7-0, from EP0 OUT FIFO. Is this the final DATA packet of a Control Write Transfer? [YES] => Go to Step #4_0. [NO] => Go to Step #5_0. Step #4_0: Is SETUP_END (EP0CSR5) set? [YES] => Set CLR_OUT_BUF_RDY, CLR_SETUP_END, & SEND_STALL (i.e., EP0CSR6, EP0CSR11, & EP0CSR12, respectively). [Also set CLR_SETUP, if SETUP flag == '1'.] Go to Step #1 after the next EP0 interrupt. [NO] => Set CLR_OUT_BUF_RDY & SET_DATA_END (i.e., EP0CSR6 & EP0CSR9, respectively). [Also set CLR_SETUP, if SETUP flag == '1'.] Go to Step #4_1. Step #4_1: Is SETUP_END (EP0CSR5) set? [YES] => Set SEND_STALL (EP0CSR12). Go to Step #6_0. [NO] => Go to Step #1 after the next EP0 interrupt. Step #5_0: Is SETUP_END (EP0CSR5) set? [YES] => Set CLR_OUT_BUF_RDY, CLR_SETUP_END, & SEND_STALL (i.e., EP0CSR6, EP0CSR11, & EP0CSR12, respectively). [Also set CLR_SETUP, if SETUP flag == '1'.] Go to Step #1 after the next EP0 interrupt. [NO] => Set CLR_OUT_BUF_RDY (i.e., EP0CSR6). [Also set CLR_SETUP, if SETUP flag == '1'.] Go to Step #5_1. Step #5_1: Is SETUP_END (EP0CSR5) set? [YES] => Set SEND_STALL (EP0CSR12). Go to Step #6_0. [NO] => Go to Step #1 after the next EP0 interrupt. Step #6_0: Are OUT_BUF_RDY & SETUP (EP0CSR0 & EP0CSR2) set? [YES] => Go to Step #6_1. [NO] => Go to Step #6_0 after the next EP0 interrupt. Step #6_1: Is SETUP_END (EP0CSR5) set? [YES] => Set CLR_OUT_BUF_RDY, CLR_SETUP, & CLR_SETUP_END (EP0CSR6, EP0CSR8 & EP0CSR11). Go to Step #6_0 after the next EP0 interrupt. [NO] => Set CLR_OUT_BUF_RDY & CLR_SETUP (EP0CSR6 & EP0CSR8), and clear SEND_STALL (EP0CSR12). Go to Step #1 after the next EP0 interrupt. (7) Writing to the USB Function Interrupt Clear Register (USBIC). Writing to the USB Function Interrupt Clear Register (USBIC) to clear USB Function Interrupt Status bits requires special consideration. Before performing this operation, the USB Function Interrupt Enable Register (USBIE) should be cleared (i.e., all bits disabled). Upon completion of the write to USBIC, the value of USBIE just prior to its clearing should be restored.
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 260 of 264
M30245 Group
Usage Notes
EP0 Interrupt
Step #1
OUT_BUF_RDY = 1?
No
Yes Step #2
SETUP_END = 1?
Yes
Step #3
No
Read packet data
Read # of data bytes equal to EP0 ‘Receive Byte Count’ (i.e., EP0WC 7-0) from EP0 OUT FIFO .
Final packet of Control Write Transfer?
No
Yes Step #4_0
SETUP_END = 1?
Yes
No
CLR_OUT_BUF_RDY = 1 CLR_SETUP = 1 (if SETUP is set) SET_DATA_END = 1
Step #5_0 Yes
SETUP_END = 1?
No Step #4_1
SETUP_END = 1? CLR_OUT_BUF_RDY = 1 CLR_SETUP = 1 (if SETUP is set)
CLR_OUT_BUF_RDY = 1 CLR_SETUP = 1 (if SETUP is set) CLR_SETUP_END = 1 SEND_STALL = 1
No Step #5_1
Yes
No
SETUP_END = 1?
Yes
SEND_STALL = 1
Wait for EP0 Interrupt.
Step #6_0
OUT_BUF_RDY = 1? & SETUP = 1?
No
Yes
Step #6_1
SETUP_END = 1?
Yes
CLR_OUT_BUF_RDY = 1 CLR_SETUP = 1
No
CLR_OUT_BUF_RDY = 1 CLR_SETUP = 1
Figure 1.212. USB Programming Note 2 Flowchart
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 261 of 264
M30245 Group
Usage Notes
__________
Using HOLD Signal
__________
When HOLD input is used, set P40 to P47 and P50 to P52 as input before the CPU shifts from single-chip mode to microprocessor mode or memory expansion mode.
Decreasing Power Consumption
When A/D conversion is not carried out, select not to connect VREF using the VREF connect bit in AD control register 1. To carry out A/D conversion, start the conversion 1µs or longer after connecting VREF.
Microprocessor Mode and Shifting from Microprocessor Mode to Memory Expansion Mode or Singlechip Mode
In microprocessor mode, the SFR, internal RAM and external memory space can be accessed. Therefore, the internal ROM area cannot be accessed. If microprocessor mode is set (“H” is applied to the CNVSS pin) when coming out of a reset, the internal ROM cannot be accessed even if the CPU shifts to memory expansion mode or single-chip mode.
Resetting when "H" is applied to CNVss pin
If the microprocessor is reset when “H” is applied to the CNVss pin, the internal ROM cannot be read.
Noise
Connect a bypass capacitor (at least 0.1 µF) using the shortest and thickest wire possible.
Input-only Pins
If different power supplies are provided to the system, as shown in Figure 1.213 Circuit example, and the voltage of an unused input-only pin is higher than Vcc, do not directly connect the dedicated input pin to the power supply. As in the circuit example indicated by the arrow, connect the input-only pin to the power supply via a resistor rated at approximately 1 kΩ. The above applies even if the power rise time is different at power-on. If the voltage of the input pin voltage is higher than Vcc, latch up could occur. *: A resistor is not required when using a Vcc voltage equal to or higher than the voltage of the dedicated input pin.
Different power supplies
Different power supplies
Vcc
Dedicated input pin (ex. NMI pin)
Vcc
Dedicated input pin (ex. NMI pin)
M30245 group
M30245 group
Figure 1.213. Circuit example
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 262 of 264
M30245 Group
Usage Notes
Electric Characteristic Differences Between Mask ROM and Flash Memory Version MCUs
There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and Flash Memory version MCUs due to the difference in the manufac-turing processes. When manufacturing an application system with the Flash Memory version and then switching to use of the Mask ROM ver-sion, please perform sufficient evaluations for the commercial samples of the Mask ROM version.
Mask ROM Version
Do not write to the internal ROM area in the Mask ROM version.
ROM ORDERING METHOD
1.Mask ROM Order Confirmation Form 2.Mark Specification Form 3.Data to be written to ROM, in one floppy disk. * For the mask ROM confirmation and the mark specifications, refer to the “Renesas Technology Corp.” Homepage (http://www.renesas.com).
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 263 of 264
M30245 Group
Package Outline
PLQP0100KB-A
JEITA Package Code P-LQFP100-14x14-0.50 RENESAS Code PLQP0100KB-A Previous Code 100P6Q-A / FP-100U / FP-100UV MASS[Typ.] 0.6g
HD *1 D
75
51 NOTE) 1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.
76
50
bp b1
HE E
Reference Symbol
*2
Dimension in Millimeters
c1
c
Terminal cross section
1 Index mark ZD
25 F
ZE
100
26
A2
A
D E A2 HD HE A A1 bp b1 c c1
c
A1
y e
*3
bp
L L1 Detail F
x
e x y ZD ZE L L1
Min Nom Max 13.9 14.0 14.1 13.9 14.0 14.1 1.4 15.8 16.0 16.2 15.8 16.0 16.2 1.7 0.05 0.1 0.15 0.15 0.20 0.25 0.18 0.09 0.145 0.20 0.125 0° 8° 0.5 0.08 0.08 1.0 1.0 0.35 0.5 0.65 1.0
Rev.2.00 Oct 16, 2006 REJ03B0005-0200
page 264 of 264
REVISION HISTORY
Rev. Date Page 1.20 Jul 20, 2004 − First Edition issued
M30245 Group Datasheet
Description Summary
2.00 Oct 16, 2006 All pages 16 55 145
.
Package names “PLQP0100KB-A” → “100P6Q-A” revised Figure 1.8 revised Modifying the interrupt control registers revised I2C Bus interface mode “To use the I2C bus, .... the SDAi to output.” → “In I2C master mode, .... of the direction register” 146 Figure 1.106 Note revised 147 UARTi Special Mode Register (UiSMR) “Port (SCLi) is .... of the port direction register.” → “In I2C master mode, .... of the port direction register.” 165 Precautions “• For flash memory version .... by a receiver.” added 250-256 Usage Notes added 258 Programming Notes; USB (1) to (4) added 262 Using HOLD Signal, Decreasing Power Consumption, Microprocessor Mode and Shifting from Microprocessor Mode to Memory Expansion Mode or Singlechip Mode, Resetting when “H” is applied to CNVss pin, Noise, Input-only Pins added 263 Electric Characteristic Differences Between Mask ROM and Flash Memory Version MCUs, Mask ROM Version, ROM ORDERING METHOD added 264 Package Outline added
1/1
Sales Strategic Planning Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Notes: 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document. 2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples. 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations. 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com ) 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document. 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products. 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above. 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below: (1) artificial life support devices or systems (2) surgical implantations (3) healthcare intervention (e.g., excision, administration of medication, etc.) (4) any other purposes that pose a direct threat to human life Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications. 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges. 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you. 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment. 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas. 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.
RENESAS SALES OFFICES
Refer to "http://www.renesas.com/en/network" for the latest and detailed information. Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: (408) 382-7500, Fax: (408) 382-7501 Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: (1628) 585-100, Fax: (1628) 585-900 Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: (21) 5877-1818, Fax: (21) 6887-7898 Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: 2265-6688, Fax: 2730-6071 Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: (2) 2715-2888, Fax: (2) 2713-2999 Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: 6213-0200, Fax: 6278-8001 Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: (2) 796-3115, Fax: (2) 796-2145
http://www.renesas.com
Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: 7955-9390, Fax: 7955-9510
© 2006. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .7.0
工商网监
湘ICP备2023018690号
