MK3724GLF

DATASHEET MK3724 VCXO PLUS AUDIO CLOCK FOR STB Description Features The MK3724 is a low cost, low jitter, high performance VCXO and PLL clock synthesizer designed to replace expensive discrete VCXOs and multipliers. The patented on-chip Voltage Controlled Crystal Oscillator accepts a 0 to 3.3 V input voltage to cause the output clocks to vary by ±115 ppm. Using IDT’s analog/digital Phase-Locked Loop (PLL) techniques, the device uses an inexpensive 27 MHz pullable crystal input to produce a reference output and a selectable audio clock. • • • • • • • Packaged in 16-pin TSSOP • • • • VCXO tuning voltage of 0 to 3.3 V IDT manufactures the largest variety of VCXO based timing devices for all applications. Consult IDT to eliminate VCXOs, crystals, and oscillators from your board. The frequency of the on-chip VCXO is adjusted by an external control voltage connected to VIN. Because VIN is a high impedance input, it can be driven directly from an PWM RC integrator circuit. Pb free packaging Replaces a VCXO and oscillator Operating voltage of 3.3 V Provides output of 27 MHz plus audio clock Uses an inexpensive 27 MHz pullable crystal On-chip patented VCXO with pull range of 230 ppm (minimum) Advanced, low power, sub-micron CMOS process Industrial temperature range available For other standard audio frequencies see the MK3722 Block Diagram VDD 3 PLL/Clock Synthesis Circuitry 3 S2:S0 VIN X1 27 MHz Pullable Crystal X2 Voltage Controlled Crystal Oscillator ACLK 27MHz 3 GND IDT™ VCXO PLUS AUDIO CLOCK FOR STB 1 PDTS MK3724 REV E 051310 MK3724 VCXO PLUS AUDIO CLOCK FOR STB VCXO AND SYNTHESIZER Pin Assignment Audio Clock Select Table S2 S1 S0 ACLK (MHz) 0 0 0 3.072 0 0 1 4.096 0 1 0 6.144 0 1 1 8.192 27M 1 0 0 12.288 11 GND 1 0 1 24.576 7 10 ACLK 1 1 0 33.8688 8 9 S2 1 1 1 73.728 X2 1 16 S1 X1 2 15 NC VDD 3 14 VDD VDD 4 13 S0 VIN 5 12 GND 6 GND PDTS 16-pin TSSOP Pin Descriptions Pin Number Pin Name Pin Type 1 X2 Output Crystal connection. Connect to a 27 MHz fundamental mode pullable crystal. 2 X1 Input Crystal connection. Connect to a 27 MHz fundamental mode pullable crystal. 3 VDD Power Connect to +3.3 V. 4 VDD Power Connect to +3.3 V. 5 VIN Input Voltage input to VCXO. Changing the voltage between 0 to 3.3 V controls the VCXO frequency. 6 GND Power Connect to ground. 7 GND Power Connect to ground. 8 PDTS Power Power Down Tri-state. This pin powers down entire chip and tri-states the outputs when low. Internal pull-up resistor. 9 S2 Input Select input S2. Selects ACLK per table above. Internal pull-up resistor. 10 ACLK Output Audio clock output per table above. 11 GND Power Connect to ground. 12 27M Output 27 MHz reference clock output. 13 S0 Input Select input S0. Selects ACLK per table above. Internal pull-up resistor. 14 VDD Power Connect to +3.3 V. 15 NC -- 16 S1 Input IDT™ VCXO PLUS AUDIO CLOCK FOR STB Pin Description No connect. Do not connect anything to this pin. Select input S1. Selects ACLK per table above. Internal pull-up resistor. 2 MK3724 REV E 051310 MK3724 VCXO PLUS AUDIO CLOCK FOR STB VCXO AND SYNTHESIZER External Component Selection capacitors, one between X1 and ground, and another between X2 and ground. Stuffing of these capacitors on the PCB is optional. The need for these capacitors is determined at system prototype evaluation, and is influenced by the particular crystal used (manufacture and frequency) and by PCB layout. The typical required capacitor value is 1 to 4 pF. The MK3724 requires a minimum number of external components for proper operation. Decoupling Capacitors Decoupling capacitors of 0.01 µF should be connected between VDD and GND on pins 3 and 4, pins 6 and 7, and pins 11 and 14 as close to the MK3724 as possible. For optimum device performance, the decoupling capacitors should be mounted on the component side of the PCB. Avoid the use of vias in the decoupling circuit. To determine the need for and value of the crystal adjustment capacitors, you will need a PC board of your final layout, a frequency counter capable of about 1 ppm resolution and accuracy, two power supplies, and samples of the crystals which you plan to use in production. You will also need measured initial accuracy for each crystal at the specified crystal load capacitance (CL). Series Termination Resistor When the PCB traces between the clock outputs and the loads are over 1 inch, series termination should be used. To series terminate a 50 Ω trace (a commonly used trace impedance), place a 33 Ω resistor in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is 20 Ω. To determine the value of the crystal capacitors: 1. Connect VDD to 3.3 V. Connect pin 5 to the second power supply. Adjust the voltage on pin 5 to 0V. Measure and record the frequency of the CLK output. Quartz Crystal 2. Adjust the voltage on pin 5 to 3.3 V. Measure and record the frequency of the same output. The MK3724 VCXO function consists of the external crystal and the integrated VCXO oscillator circuit. To assure the best system performance (frequency pull range) and reliability, a crystal device meeting IDT’ recommended parameters must be used, and the layout guidelines discussed in the following section must be followed. To calculate the centering error: 6 ( f 3.3 ( 3.0 )V – f t arg et ) + ( f 0V – f t arg et ) Error = 10 x ---------------------------------------------------------------------------------------- – error xtal f t arg et See Application Note MAN05 for a full list of crystal parameters. Where: The frequency of oscillation of a quartz crystal is determined by its “cut” and by the load capacitors connected to it. The MK3724 incorporates on-chip variable load capacitors that “pull” (change) the frequency of the crystal. The crystal specified for use with the MK3724 is designed to have zero frequency error when the total of on-chip + stray capacitance is 14 pF. ftarget = nominal crystal frequency errorxtal =actual initial accuracy (in ppm) of the crystal being measured If the centering error is less than ±25 ppm, no adjustment is needed. If the centering error is more than 25 ppm negative, the PC board has excessive stray capacitance and a new PCB layout should be considered to reduce stray capacitance. (Alternately, the crystal may be re-specified to a higher load capacitance. Contact IDT for details.) If the centering error is more than 25 ppm positive, add identical fixed centering capacitors from each crystal pin to ground. The value for each of these caps (in pF) is given by: The external crystal must be connected as close to the chip as possible and should be on the same side of the PCB as the MK3724. There should be no via’s between the crystal pins and the X1 and X2 device pins. There should be no signal traces underneath or close to the crystal. Crystal Tuning Load Capacitors The crystal traces should include pads for small fixed IDT™ VCXO PLUS AUDIO CLOCK FOR STB 3 MK3724 REV E 051310 MK3724 VCXO PLUS AUDIO CLOCK FOR STB VCXO AND SYNTHESIZER Trim sensitivity is a parameter which can be supplied by your crystal vendor. If you do not know the value, assume it is 30 ppm/pF. After any changes, repeat the measurement to verify that the remaining error is acceptably low (typically less than ±25 ppm). External Capacitor = 2 x (centering error)/(trim sensitivity) Absolute Maximum Ratings Stresses above the ratings listed below can cause permanent damage to the MK3724. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range. Item Rating Supply Voltage, VDD 7V All Inputs and Outputs -0.5 V to VDD+0.5 V Ambient Operating Temperature, Commercial 0 to +70° C Ambient Operating Temperature, Industrial -40 to +85° C Storage Temperature -65 to +150° C Soldering Temperature 260° C Recommended Operation Conditions Parameter Min. Max. Units 0 +70 °C -40 +85 °C +3.135 +3.465 V Ambient Operating Temperature, Commercial Ambient Operating Temperature, Industrial Power Supply Voltage (measured in respect to GND) Typ. Reference crystal parameters Refer to page 3 DC Electrical Characteristics VDD=3.3 V ±5% , Ambient temperature -40 to +85° C, unless stated otherwise Parameter Symbol Conditions Operating Voltage VDD Output High Voltage VOH IOH = -12 mA Output Low Voltage VOL IOL = 12 mA Output High Voltage (CMOS Level) VOH IOH = -4 mA Output Low Voltage (CMOS Level) VOL IOH = +4 mA Input High Voltage (S1:S0) VIH IDT™ VCXO PLUS AUDIO CLOCK FOR STB Min. 3.135 Typ. Max. Units 3.465 V 2.4 V 0.4 VDD-0.4 V 0.375 2.0 4 V V V MK3724 REV E 051310 MK3724 VCXO PLUS AUDIO CLOCK FOR STB Parameter VCXO AND SYNTHESIZER Symbol Conditions Min. Typ. Max. Units 2.5 V Input High Voltage (S2) VIH Input Low Voltage (S1:S0) VIL 0.8 V Input Low Voltage (S2) VIL 0.5 V Input High Current IIH at 3.3V, Sx, PDTS 0.1 µA Input Low Current IIL at 0V, Sx, PDTS -8.5 µA 11 mA ±50 mA Operating Supply Current IDD Short Circuit Current IOS VIN, VCXO Control Voltage VIA On Chip Pull-up Resistor, inputs RPU Input selects 360 kΩ Input Capacitance CIN Input selects 5 pF 20 Ω Nominal Output Impedance No load 0 3.3 ZOUT V AC Electrical Characteristics VDD = 3.3 V ±5%, Ambient Temperature -40 to +85° C, unless stated otherwise Parameter Crystal Pullability Symbol fP VCXO Gain Conditions Min. Typ. + 100 + 150 ppm VIN = VDD/2 + 1 V, Note 1 150 ppm/V 0V< VIN < 3.3 V, Note 1 Max. Units Output Rise Time tOR 20% to 80%, CL=15 pF 1.2 2.0 ns Output Fall Time tOF 80% to 20%, CL=15 pF 1.2 2.0 ns Output Clock Duty Cycle tD Measured at 1.65 V, CL=15 pF 50 60 % Maximum Output Jitter, short term tJ CL=15 pF +150 Changing Frequency Setting Time Power-up time 40 ps 1 ms PLL lock time from power-up up to ±1% of final frequency 10 ms PDTS goes high until stable CLK output up to 1% of final frequency 2 ms Note 1: External crystal device must conform with Pullable Crystal Specifications listed on page 3. IDT™ VCXO PLUS AUDIO CLOCK FOR STB 5 MK3724 REV E 051310 MK3724 VCXO PLUS AUDIO CLOCK FOR STB VCXO AND SYNTHESIZER Thermal Characteristics Parameter Symbol Thermal Resistance Junction to Ambient Thermal Resistance Junction to Case 16 Conditions Min. Typ. Max. Units θJA Still air 78 ° C/W θJA 1 m/s air flow 70 ° C/W θJA 3 m/s air flow 68 ° C/W 37 ° C/W θJC 9 MK3724GL ###### YYWW 1 8 16 9 MK3724IL ###### YYWW 1 8 Notes: 1. ###### is the lot code. 2. YYWW is the last two digits of the year, and the week number that the part was assembled. 3. “L” designates Pb (lead) free. 4. Bottom mark denotes country of origin if not USA. IDT™ VCXO PLUS AUDIO CLOCK FOR STB 6 MK3724 REV E 051310 MK3724 VCXO PLUS AUDIO CLOCK FOR STB VCXO AND SYNTHESIZER Package Outline and Package Dimensions (16-pin TSSOP, 4.40 mm Body, 0.65 mm Pitch) Package dimensions are kept current with JEDEC Publication No. 95Ordering Information Millimeters 16 Symbol E1 A A1 A2 b C D E E1 e L α E INDEX AREA 1 2 D A 2 Min Inches Max -1.20 0.05 0.15 0.80 1.05 0.19 0.30 0.09 0.20 4.90 5.1 6.40 BASIC 4.30 4.50 0.65 Basic 0.45 0.75 0° 8° Min Max -0.047 0.002 0.006 0.032 0.041 0.007 0.012 0.0035 0.008 0.193 0.201 0.252 BASIC 0.169 0.177 0.0256 Basic 0.018 0.030 0° 8° A A 1 c -Ce b SEATING PLANE L .10 (.004) C Part / Order Number Marking Shipping Packaging Package Temperature MK3724GLF MK3724GLFTR MK3724GILF MK3724GILFTR see page 6 Tubes Tape and Reel Tubes Tape and Reel 16-pin TSSOP 16-pin TSSOP 16-pin TSSOP 16-pin TSSOP 0 to +70° C 0 to +70° C -40 to +85° C -40 to +85° C While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments. IDT™ VCXO PLUS AUDIO CLOCK FOR STB 7 MK3724 REV E 051310 MK3724 VCXO PLUS AUDIO CLOCK FOR STB VCXO AND SYNTHESIZER Innovate with IDT and accelerate your future networks. Contact: www.IDT.com For Sales For Tech Support 800-345-7015 408-284-8200 Fax: 408-284-2775 www.idt.com/go/clockhelp Corporate Headquarters Integrated Device Technology, Inc. www.idt.com © 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA IMPORTANT NOTICE AND DISCLAIMER RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products. (Rev.1.0 Mar 2020) Corporate Headquarters Contact Information TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/ Trademarks Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. © 2020 Renesas Electronics Corporation. All rights reserved.