0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
R2A20162NS#W5

R2A20162NS#W5

  • 厂商:

    RENESAS(瑞萨)

  • 封装:

    8-WFDFN裸露焊盘,CSP

  • 描述:

    IC DAC 8BIT SRL 8-SON

  • 数据手册
  • 价格&库存
R2A20162NS#W5 数据手册
New Product R2A20162NS/SA/SP 8-bit 2ch D/A Converter with Buffer R03DS0016EJ0100 Rev.1.00 2011.09.05 Description The R2A20162 is an integrated circuit semiconductor of CMOS structure with 2 channels of built in D/A converters with output buffer op-amps. It is the electrical characteristic improvement version of the M62342. Serial data transfer type input can easily be used through a combination of three lines: DI, CLK, and LD. Outputs incorporate buffer op-amps that have a drive capacity of 1 mA or above for both sink source, and can operate over the entire voltage range from almost ground to Vcc ( 0 to 5V ), making peripheral elements unnecessary and enabling configuration of a system with few component parts. Very small SON package is added to lineup. It is suitable for a small mounting and reduces the mounting area. Features  Guarantee Differential Nonlinearity error : +/- 0.7LSB, Nonlinearity error : +/- 1.0LSB,  Data transfer format: 10-bit serial data input type by 3 wire ( DI, SCK, LD )  Output buffer op-amps: Operable over entire voltage range from almost ground to Vcc ( 0 to 5V )  High output current capacity: +/- 1mA or Higher  Very mall size package line-up: SON-8 (pin pitch: 0.5mm), TSSOP-8 (pin pitch 0.65mm) Application  Conversion from digital data to analog control data for home-use and industrial equipment.  Signal gain control or automatic adjustment of LCD-TV, PDP-TV or LCD display-monitor.  Blurring correction control or various control of the interchangeable lens of digital camera for self adjustment by combination with microcomputer and EEPROM. (substitution of half fixed resistance) Block Diagram Vcc 4 LD 8 CLK 7 GND 5 DI 6 10-bit shift register Power on reset Channel decoder 8 8-bit latch 8-bit latch 8-bit upper segment R-2R 8-bit upper Segment R-2R 1 Ao1 R03DS0016EJ0100 Rev.1.00 2011.09.05 2 Ao2 3 N.C. Page 1 of 7 New Product R2A20162NS/SA/SP Pin Arrangement R2A20162NS (Top view) R2A20162SA/SP (Top view) Ao1 1 8 LD Ao1 1 8 LD Ao2 2 7 CLK Ao2 2 7 CLK N.C. 3 6 DI N.C. 3 6 DI 5 GND Vcc Vcc 4 4 N.C.: Not connected Outline: PWSN0008KA-A [NS] 5 GND N.C.: Not connected Outline: PRSP0008DE-C [SP] PTSP-0008JC-B [SA] Pin Description Pin No. Pin Name 6 DI Function Serial data input terminal. (Input serial data with a 10-bit data length.) Serial clock input terminal (Input signal from DI terminal is input to 10-bit shift register at rise of serial clock.) 7 CLK 8 LD 1 Ao1 2 A02 8-bit resolution D/A converter output terminals (After power-on, all channels are reset and DAC data 00h is output.) 3 N.C. Not connected 4 Vcc Power supply terminal 5 GND GND terminal Load terminal (When High level is input to LD terminal, value in 10-bit shift register is loaded into decoder and 8-bit latch.) R03DS0016EJ0100 Rev.1.00 2011.09.05 Page 2 of 7 New Product R2A20162NS/SA/SP Absolute Maximum Ratings Item (Ta= +25deg unless otherwise noted) Symbol Conditions Ratings Unit Supply voltage Vcc -0.3 to +6.5 V Input voltage Vin -0.3 to Vcc+0.3
R2A20162NS#W5 价格&库存

很抱歉,暂时无法提供与“R2A20162NS#W5”相匹配的价格&库存,您可以联系我们找货

免费人工找货