R5F21368ANFA

PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to change. R8C/36A Group RENESAS MCU REJ03B0265-0110 Rev.1.10 Sep 28, 2009 1. 1.1 Overview Features The R8C/36A Group of single-chip MCUs incorporate the R8C CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing. Power consumption is low, and the supported operating modes allow additional power control. These MCUs are designed to maximize EMI/EMS performance. Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components. The R8C/36A Group have data flash (1 KB × 4 blocks) with the background operation (BGO) function. 1.1.1 Applications Electronic household appliances, office equipment, audio equipment, consumer equipment, etc. REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 1 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 1. Overview 1.1.2 Specifications Tables 1.1 and 1.2 outline the Specifications for R8C/36A Group. Table 1.1 Item CPU Specifications for R8C/36A Group (1) Function Central processing unit Specification R8C CPU core • Number of fundamental instructions: 89 • Minimum instruction execution time: 50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V) 200 ns (f(XIN) = 5 MHz, VCC = 1.8 to 5.5 V) • Multiplier: 16 bits × 16 bits → 32 bits • Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits • Operation mode: Single-chip mode (address space: 1 Mbyte) Refer to Table 1.3 Product List for R8C/36A Group • Power-on reset • Voltage detection 3 (detection level of voltage detection 0 and voltage detection 1 selectable) • Input-only: 1 pin • CMOS I/O ports: 59, selectable pull-up resistor • 3 circuits: XIN clock oscillation circuit, XCIN clock oscillation circuit (32 kHz), Low-speed on-chip oscillator • Oscillation stop detection: XIN clock oscillation stop detection function • Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 • Low power consumption modes: Standard operating mode (high-speed clock, low-speed clock, low-speed onchip oscillator), wait mode, stop mode Real-time clock (timer RE) • Interrupt Vectors: 69 • External: 9 sources (INT × 5, key input × 4) • Priority levels: 7 levels • 14 bits × 1 (with prescaler) • Reset start selectable • Low-speed on-chip oscillator for watchdog timer selectable • 1 channel • Activation sources: 39 • Transfer modes: 2 (normal mode, repeat mode) 8 bits (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode 8 bits × 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait oneshot generation mode 16 bits × 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin) 16 bits × 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period) Memory ROM, RAM, Data flash Power Supply Voltage detection Voltage circuit Detection I/O Ports Programmable I/O ports Clock Clock generation circuits Interrupts Watchdog Timer DTC (Data Transfer Controller) Timer Timer RA Timer RB Timer RC Timer RD REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 2 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 1. Overview Table 1.2 Item Timer Specifications for R8C/36A Group (2) Function Timer RE Timer RF Specification 8 bits × 1 Output compare mode 16 bits × 1 Input capture mode (input capture circuit), output compare mode (output compare circuit) 16 bits × 1 Timer mode (input capture function, output compare function), PWM mode (output 1 pin), phase counting mode (available automatic measurement for the counts of 2-phase encoder) Clock synchronous serial I/O/UART × 2 channel Clock synchronous serial I/O, UART, I2C mode (I2C bus), multiprocessor communication function 1 (shared with I2C bus) 1 (shared with SSU) Hardware LIN: 1 (timer RA, UART0) 10-bit resolution × 12 channels, includes sample and hold function, with sweep mode 8-bit resolution × 2 circuits • 2 circuits (shared with voltage monitor 1 and voltage monitor 2) • External reference voltage input available 2 circuits • Programming and erasure voltage: VCC = 2.7 to 5.5 V • Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM) • Program security: ROM code protect, ID code check • Debug functions: On-chip debug, on-board flash rewrite function • Background operation (BGO) function (data flash) f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V) Typ. 7.0 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 4.0 µA (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) Typ. 2.0 µA (VCC = 3.0 V, stop mode) −20 to 85°C (N version) 64-pin LQFP • Package code: PLQP0064KB-A (previous code: 64P6Q-A) • Package code: PLQP0064GA-A (previous code: 64P6U-A) Timer RG Serial Interface UART0, UART1 UART2 Synchronous Serial Communication Unit (SSU) I2C bus LIN Module A/D Converter D/A Converter Comparator A Comparator B Flash Memory Operating Frequency/Supply Voltage Current consumption Operating Ambient Temperature Package REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 3 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 1. Overview 1.2 Product List Table 1.3 lists Product List for R8C/36A Group. Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/36A Group. Table 1.3 Product List for R8C/36A Group ROM Capacity Program ROM Data flash 16 Kbytes 1 Kbyte × 4 24 Kbytes 1 Kbyte × 4 32 Kbytes 1 Kbyte × 4 48 Kbytes 1 Kbyte × 4 64 Kbytes 1 Kbyte × 4 96 Kbytes 1 Kbyte × 4 128 Kbytes 1 Kbyte × 4 16 Kbytes 1 Kbyte × 4 24 Kbytes 1 Kbyte × 4 32 Kbytes 1 Kbyte × 4 48 Kbytes 1 Kbyte × 4 64 Kbytes 1 Kbyte × 4 96 Kbytes 1 Kbyte × 4 128 Kbytes 1 Kbyte × 4 RAM Capacity 1.5 Kbytes 2 Kbytes 2.5 Kbytes 4 Kbytes 6 Kbytes 8 Kbytes 10 Kbytes 1.5 Kbytes 2 Kbytes 2.5 Kbytes 4 Kbytes 6 Kbytes 8 Kbytes 10 Kbytes Current of Sep. 2009 Package Type PLQP0064KB-A PLQP0064KB-A PLQP0064KB-A PLQP0064KB-A PLQP0064KB-A PLQP0064KB-A PLQP0064KB-A PLQP0064GA-A PLQP0064GA-A PLQP0064GA-A PLQP0064GA-A PLQP0064GA-A PLQP0064GA-A PLQP0064GA-A Remarks N version Part No. R5F21364ANFP (D) R5F21365ANFP (D) R5F21366ANFP (D) R5F21367ANFP (D) R5F21368ANFP (D) R5F2136AANFP (D) R5F2136CANFP (D) R5F21364ANFA (D) R5F21365ANFA (D) R5F21366ANFA (D) R5F21367ANFA (D) R5F21368ANFA (D) R5F2136AANFA (D) R5F2136CANFA (D) (D): Under development Part No. R 5 F 21 36 6 A N FP Package type: FP: PLQP0064KB-A FA: PLQP0064GA-A Classification N: Operating ambient temperature −20°C to 85°C ROM capacity 4: 16 KB 5: 24 KB 6: 32 KB 7: 48 KB 8: 64 KB A: 96 KB C: 128 KB R8C/36A Group R8C/3x Series Memory type F: Flash memory Renesas MCU Renesas semiconductor Figure 1.1 Part Number, Memory Size, and Package of R8C/36A Group REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 4 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 1. Overview 1.3 Block Diagram Figure 1.2 shows a Block Diagram. 8 8 8 8 5 1 7 I/O ports Port P0 Port P1 Port P2 Port P3 Port P4 Port P5 Peripheral functions Timers Timer RA (8 bits × 1) Timer RB (8 bits × 1) Timer RC (16 bits × 1) Timer RD (16 bits × 2) Timer RE (8 bits × 1) Timer RF (16 bits × 1) Timer RG (16 bits × 1) UART or clock synchronous serial I/O (8 bits × 3) System clock generation circuit XIN-XOUT Low-speed on-chip oscillator XCIN-XCOUT I2C bus or SSU (8 bits × 1) LIN module Watchdog timer (14 bits) Low-speed on-chip oscillator for watchdog timer Comparator B A/D converter (10 bits × 12 channels) D/A converter (8 bits × 2) Voltage detection circuit Comparator A DTC R8C CPU core R0H R1H R2 R3 A0 A1 FB R0L R1L SB USP ISP INTB PC FLG Memory ROM (1) RAM (2) Multiplier Port P6 Port P8 8 7 Notes: 1. ROM size varies with MCU type. 2. RAM size varies with MCU type. Figure 1.2 Block Diagram REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 5 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 1. Overview 1.4 Pin Assignment Figure 1.3 shows Pin Assignment (Top View). Tables 1.4 and 1.5 outline the Pin Name Information by Pin Number. P1_1/AN9/LVCMP2/KI1(/TRCIOA/TRCTRG) P1_3/AN11/LVCOUT1/KI3/TRBO(/TRCIOC) P1_0/AN8/LVCMP1/KI0(/TRCIOD) P6_6/INT2(/TXD2/SDA2/TRCIOC) P1_2/AN10/LVREF/KI2(/TRCIOB) P6_5/INT4(/CLK1/CLK2/TRCIOB) P4_5/ADTRG/INT0(/RXD2/SCL2) P1_6/LVCOUT2/IVREF1(/CLK0) P1_7/IVCMP1/INT1(/TRAIO) P1_5(/INT1/RXD0/TRAIO) P1_4(/TXD0/TRCCLK) 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 P0_7/AN0/DA1(/TRCIOC) P0_6/AN1/DA0(/TRCIOD) P0_5/AN2(/TRCIOB) P0_4/AN3/TREO(/TRCIOB) P0_3/AN4(/CLK1/TRCIOB) P0_2/AN5(/RXD1/TRCIOA/TRCTRG) P0_1/AN6(/TXD1/TRCIOA/TRCTRG) P0_0/AN7(/TRCIOA/TRCTRG) P6_4(/RXD1) P6_3(/TXD1) P6_2(/CLK1) P6_1 P6_0(/TREO) P5_7(/TRGIOB) P5_6(/TRAO/TRGIOA) P3_2(/INT1/INT2/TRAIO/TRGCLKB) P8_3(/TRFI/TRFO10) P6_7(/INT3/TRCIOD) P8_0(/TRFO00) P8_1(/TRFO01) P8_2(/TRFO02) 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 P8_4(/TRFO11) P8_5(/TRFO12) P8_6 P3_1(/TRBO) P3_6(/INT1) P2_0(/INT1/TRCIOB/TRDIOA0/TRDCLK) P2_1(/TRCIOC/TRDIOC0) P2_2(/TRCIOD/TRDIOB0) P2_3(/TRDIOD0) P2_4(/TRDIOA1) P2_5(/TRDIOB1) P2_6(/TRDIOC1) P2_7(/TRDIOD1) P3_3/IVCMP3/INT3/SCS(/CTS2/RTS2/TRCCLK) P3_4/IVREF3/SSI(/RXD2/SCL2/TXD2/SDA2/TRCIOC) P3_5/SCL/SSCK(/CLK2/TRCIOD) R8C/36A Group PLQP0064KB-A (64P6Q-A) PLQP0064GA-A (64P6U-A) (Top view) 27 26 25 24 23 22 21 20 19 18 17 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 P5_2(/TRCIOB) P5_1(/TRCIOA/TRCTRG) P3_0(/TRAO/TRGCLKA) P5_0(/TRCCLK) P4_4(/XCOUT) P5_4(/TRCIOD) P5_3(/TRCIOC) P4_3(/XCIN) Notes: 1. Can be assigned to the pin in parentheses by a program. 2. P4_2 is an input-only pin. 3. Confirm the pin 1 position on the package by referring to the package dimensions. Figure 1.3 Pin Assignment (Top View) REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 6 of 55 P3_7/SDA/SSO/TRAO(/RXD2/SCL2/TXD2/SDA2) P4_2/VREF RESET P4_7/XOUT P4_6/XIN VCC/AVCC MODE VSS/AVSS Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 1. Overview Table 1.4 Pin Name Information by Pin Number (1) I/O Pin Functions for Peripheral Modules A/D Converter, D/A Converter, I2C Comparator A, bus Comparator B, Voltage Detection Circuit VREF Pin Number Control Pin Port Interrupt Timer Serial Interface SSU 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 P3_0 P4_2 MODE (XCIN) (XCOUT) RESET XOUT VSS/AVSS XIN VCC/AVCC P4_3 P4_4 P4_7 P4_6 P5_4 P5_3 P5_2 P5_1 P5_0 P3_7 P3_5 P3_4 P3_3 P2_7 P2_6 P2_5 P2_4 P2_3 P2_2 P2_1 P2_0 P3_6 P3_1 P8_6 P8_5 P8_4 P8_3 P8_2 P8_1 P8_0 P6_7 P6_6 P6_5 (INT3) INT2 INT4 (INT1) (INT1) INT3 (TRAO/TRGCLKA) (TRCIOD) (TRCIOC) (TRCIOB) (TRCIOA/TRCTRG) (TRCCLK) TRAO (TRCIOD) (TRCIOC) (TRCCLK) (TRDIOD1) (TRDIOC1) (TRDIOB1) (TRDIOA1) (TRDIOD0) (TRCIOD/TRDIOB0) (TRCIOC/TRDIOC0) (TRCIOB/TRDIOA0/ TRDCLK) (TRBO) (TRFO12) (TRFO11) (TRFI/TRFO10) (TRFO02) (TRFO01) (TRFO00) (TRCIOD) (TRCIOC) (TRCIOB) (TXD2/SDA2) (CLK2/CLK1) (TXD2/SDA2/ SSO SDA RXD2/SCL2) (CLK2) SSCK SCL (TXD2/SDA2/ SSI RXD2/SCL2) (CTS2/RTS2) SCS IVREF3 IVCMP3 Note: 1. Can be assigned to the pin in parentheses by a program. REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 7 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 1. Overview Table 1.5 Pin Name Information by Pin Number (2) I/O Pin Functions for Peripheral Modules A/D Converter, D/A Converter, I2C Comparator A, bus Comparator B, Voltage Detection Circuit ADTRG IVCMP1 (CLK0) (INT1) (TRAIO) (TRCCLK) TRBO (/TRCIOC) (TRCIOB) (TRCIOA/TRCTRG) (TRCIOD) (TRCIOC) (TRCIOD) (TRCIOB) TREO(/TRCIOB) (TRCIOB) (TRCIOA/TRCTRG) (TRCIOA/TRCTRG) (TRCIOA/TRCTRG) (RXD0) (TXD0) AN11/ LVCOUT1 AN10/LVREF AN9/LVCMP2 AN8/LVCMP1 AN0/DA1 AN1/DA0 AN2 AN3 AN4 AN5 AN6 AN7 LVCOUT2/ IVREF1 Pin Number Control Pin Port Interrupt Timer Serial Interface SSU 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 P4_5 P1_7 P1_6 P1_5 P1_4 P1_3 P1_2 P1_1 P1_0 P0_7 P0_6 P0_5 P0_4 P0_3 P0_2 P0_1 P0_0 P6_4 P6_3 P6_2 P6_1 P6_0 P5_7 P5_6 P3_2 INT0 INT1 (TRAIO) (RXD2/SCL2) KI3 KI2 KI1 KI0 (CLK1) (RXD1) (TXD1) (RXD1) (TXD1) (CLK1) (TREO) (TRGIOB) (TRAO/TRGIOA) (INT1/ INT2) (TRAIO/TRGCLKB) Note: 1. Can be assigned to the pin in parentheses by a program. REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 8 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 1. Overview 1.5 Pin Functions Tables 1.6 and 1.7 list Pin Functions. Table 1.6 Pin Functions (1) I/O Type Description I Apply 1.8 to 5.5 V to the VCC pin. Apply 0 V to the VSS pin. I Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS. I Input “L” on this pin resets the MCU. I I I/O Connect this pin to VCC via a resistor. These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. (1) To use an external clock, input it to the XOUT pin and leave the XIN pin open. These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT pins. (1) To use an external clock, input it to the XCIN pin and leave the XCOUT pin open. INT interrupt input pins. Key input interrupt input pins. Timer RA I/O pin. Timer RA output pin. Timer RB output pin. External clock input pin. External trigger input pin. Timer RC I/O pins. Timer RD I/O pins. Item Pin Name Power supply input VCC, VSS Analog power supply input Reset input MODE XIN clock input XIN clock output AVCC, AVSS RESET MODE XIN XOUT XCIN clock input XCIN clock output XCIN XCOUT I O INT interrupt input Key input interrupt Timer RA Timer RB Timer RC INT0 to INT4 KI0 to KI3 TRAIO TRAO TRBO TRCCLK TRCTRG TRCIOA, TRCIOB, TRCIOC, TRCIOD TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1 TRDCLK TREO TRFO00, TRFO10, TRFO01,TRFO11, TRFO02,TRFO12 TRFI TRGIOA, TRGIOB TRGCLKA, TRGCLKB CLK0, CLK1, CLK2 RXD0, RXD1, RXD2 TXD0, TXD1, TXD2 CTS2 RTS2 SCL2 SDA2 I I I/O O O I I I/O I/O Timer RD Timer RE Timer RF I O O External clock input pin. Divided clock output pin. Timer RF output pins. Timer RG Serial interface I I/O I I/O I O I O I/O I/O Timer RF input pin. Timer RG I/O ports. External clock input pints. Transfer clock I/O pins. Serial data input pins. Serial data output pins. Transmission control input pin. Reception control output pin. I2C mode clock I/O pin. I2C mode data I/O pin. I: Input O: Output I/O: Input and output Note: 1. Refer to the oscillator manufacturer for oscillation characteristics. REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 9 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 1. Overview Table 1.7 Item SSU Pin Functions (2) Pin Name SSI SCS SSCK SSO SCL SDA VREF AN0 to AN11 ADTRG DA0, DA1 LVCMP1, LVCMP2 LVREF LVCOUT1, LVCOUT2 IVCMP1, IVCMP3 IVREF1, IVREF3 LVCMP2 P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_7, P5_0 to P5_4, P5_6, P5_7, P6_0 to P6_7, P8_0 to P8_6 P4_2 I/O Type Description I/O Data I/O pin. I/O Chip-select signal I/O pin. I/O I/O I/O I/O I I I O I I O I I I I/O Clock I/O pin. Data I/O pin. Clock I/O pin Data I/O pin Reference voltage input pin to A/D converter. Analog input pins to A/D converter. AD external trigger input pin. D/A converter output pins. Comparator A analog voltage input pins. Comparator A reference voltage input pin. Comparator A output pins. Comparator B analog voltage input pins. Comparator B reference voltage input pins. Detection voltage input pin for voltage detection 2. CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. I2C bus Reference voltage input A/D converter D/A converter Comparator A Comparator B Voltage detection circuit I/O port Input port I: Input I Input-only ports. O: Output I/O: Input and output REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 10 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 2. Central Processing Unit (CPU) 2. Central Processing Unit (CPU) Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank. b31 b15 b8b7 b0 R2 R3 R0H (high-order of R0) R0L (low-order of R0) R1H (high-order of R1) R1L (low-order of R1) R2 R3 A0 A1 FB b19 b15 b0 Data registers (1) Address registers (1) Frame base register (1) INTBH INTBL Interrupt table register The 4 high order bits of INTB are INTBH and the 16 low order bits of INTB are INTBL. b19 b0 PC Program counter b15 b0 USP ISP SB b15 b0 User stack pointer Interrupt stack pointer Static base register FLG b15 b8 b7 b0 Flag register IPL U I OBSZDC Carry flag Debug flag Zero flag Sign flag Register bank select flag Overflow flag Interrupt enable flag Stack pointer select flag Reserved bit Processor interrupt priority level Reserved bit Note: 1. These registers comprise a register bank. There are two register banks. Figure 2.1 CPU Registers REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 11 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 2. Central Processing Unit (CPU) 2.1 Data Registers (R0, R1, R2, and R3) R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0. 2.2 Address Registers (A0 and A1) A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32bit address register (A1A0). 2.3 Frame Base Register (FB) FB is a 16-bit register for FB relative addressing. 2.4 Interrupt Table Register (INTB) INTB is a 20-bit register that indicates the starting address of an interrupt vector table. 2.5 Program Counter (PC) PC is 20 bits wide and indicates the address of the next instruction to be executed. 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP) The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP. 2.7 Static Base Register (SB) SB is a 16-bit register for SB relative addressing. 2.8 Flag Register (FLG) FLG is an 11-bit register indicating the CPU state. 2.8.1 Carry Flag (C) The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit. 2.8.2 Debug Flag (D) The D flag is for debugging only. Set it to 0. 2.8.3 Zero Flag (Z) The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0. 2.8.4 Sign Flag (S) The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0. 2.8.5 Register Bank Select Flag (B) Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1. 2.8.6 Overflow Flag (O) The O flag is set to 1 when an operation results in an overflow; otherwise to 0. REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 12 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 2. Central Processing Unit (CPU) 2.8.7 Interrupt Enable Flag (I) The I flag enables maskable interrupts. Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged. 2.8.8 Stack Pointer Select Flag (U) ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed. 2.8.9 Processor Interrupt Priority Level (IPL) IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled. 2.8.10 Reserved Bit If necessary, set to 0. When read, the content is undefined. REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 13 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 3. Memory 3. 3.1 Memory R8C/36A Group Figure 3.1 is a Memory Map of R8C/36A Group. The R8C/36A Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 64-Kbyte internal ROM area is allocated addresses 04000h to 13FFFh. The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here. The internal ROM (data flash) is allocated addresses 03000h to 03FFFh. The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 6-Kbyte internal RAM area is allocated addresses 00400h to 01BFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged. Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh (the SFR areas for the DTC and other modules). Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users. 00000h SFR (Refer to 4. Special Function Registers (SFRs)) 002FFh 00400h Internal RAM 0XXXXh 02C00h SFR (2) (Refer to 4. Special Function Registers (SFRs)) 0FFDCh 02FFFh 03000h Internal ROM (data flash) (1) 03FFFh 0YYYYh Internal ROM (program ROM) 0FFFFh 0FFFFh Undefined instruction Overflow BRK instruction Address match Single step Watchdog timer, oscillation stop detection, voltage monitor Address break (Reserved) Reset Internal ROM (program ROM) ZZZZZh FFFFFh Notes: 1. The data flash indicates block A (1 Kbyte), block B (1 Kbyte), block C (1 Kbyte), and block D (1 Kbyte). 2. The SFR areas for the DTC and other modules are allocated to addresses 02C00h to 02FFFh. 3. The blank areas are reserved and cannot be accessed by users. Part Number R5F21364ANFP R5F21365ANFP R5F21366ANFP R5F21367ANFP R5F21368ANFP R5F2136AANFP R5F2136CANFP Internal ROM Size 16 Kbytes 24 Kbytes 32 Kbytes 48 Kbytes 64 Kbytes 96 Kbytes 128 Kbytes Address 0YYYYh 0C000h 0A000h 08000h 04000h 04000h 04000h 04000h Address ZZZZZh – – – – 13FFFh 1BFFFh 23FFFh Size Internal RAM Address 0XXXXh 009FFh 00BFFh 00DFFh 013FFh 01BFFh 023FFh 02BFFh 1.5 Kbytes 2 Kbytes 2.5 Kbytes 4 Kbytes 6 Kbytes 8 Kbytes 10 Kbytes Figure 3.1 Memory Map of R8C/36A Group REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 14 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 4. Special Function Registers (SFRs) 4. Special Function Registers (SFRs) An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers. Table 4.13 list the ID Code Areas and Option Function Select Area. Table 4.1 Address 0000h 0001h 0002h 0003h 0004h 0005h 0006h 0007h 0008h 0009h 000Ah 000Bh 000Ch 000Dh 000Eh 000Fh 0010h 0011h 0012h 0013h 0014h 0015h 0016h 0017h 0018h 0019h 001Ah 001Bh 001Ch 001Dh 001Eh 001Fh 0020h 0021h 0022h 0023h 0024h 0025h 0026h 0027h 0028h 0029h 002Ah 002Bh 002Ch 002Dh 002Eh 002Fh 0030h 0031h 0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h SFR Information (1) (1) Register Symbol After Reset Processor Mode Register 0 Processor Mode Register 1 System Clock Control Register 0 System Clock Control Register 1 Module Standby Control Register System Clock Control Register 3 Protect Register Reset Source Determination Register Oscillation Stop Detection Register Watchdog Timer Reset Register Watchdog Timer Start Register Watchdog Timer Control Register PM0 PM1 CM0 CM1 MSTCR CM3 PRCR RSTFR OCD WDTR WDTS WDTC 00h 00h 00101000b 00100000b 00h 00h 00h 0XXXXXXXb (2) 00000100b XXh XXh 00111111b Count Source Protection Mode Register CSPR 00h 10000000b (3) On-Chip Reference Voltage Control Register Clock Prescaler Reset Flag OCVREFCR CPSRF 00h 00h Voltage Monitor Circuit/Comparator A Control Register Voltage Monitor Circuit Edge Select Register Voltage Detect Register 1 Voltage Detect Register 2 CMPA VCAC VCA1 VCA2 00h 00h 00001000b 00h (4) 00100000b (5) 00000111b 1100X010b (4) 1100X011b (5) 10001010b Voltage Detection 1 Level Select Register Voltage Monitor 0 Circuit Control Register Voltage Monitor 1 Circuit Control Register VD1LS VW0C VW1C X: Undefined Notes: 1. The blank areas are reserved and cannot be accessed by users. 2. The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit. 3. The CSPROINI bit in the OFS register is set to 0. 4. The LVDAS bit in the OFS register is set to 1. 5. The LVDAS bit in the OFS register is set to 0. REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 15 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 4. Special Function Registers (SFRs) Table 4.2 Address 003Ah 003Bh 003Ch 003Dh 003Eh 003Fh 0040h 0041h 0042h 0043h 0044h 0045h 0046h 0047h 0048h 0049h 004Ah 004Bh 004Ch 004Dh 004Eh 004Fh 0050h 0051h 0052h 0053h 0054h 0055h 0056h 0057h 0058h 0059h 005Ah 005Bh 005Ch 005Dh 005Eh 005Fh 0060h 0061h 0062h 0063h 0064h 0065h 0066h 0067h 0068h 0069h 006Ah 006Bh 006Ch 006Dh 006Eh 006Fh 0070h 0071h 0072h 0073h 0074h 0075h 0076h 0077h 0078h 0079h 007Ah 007Bh 007Ch 007Dh 007Eh 007Fh SFR Information (2) (1) Register Voltage Monitor 2 Circuit Control Register Symbol VW2C After Reset 10000010b Flash Memory Ready Interrupt Control Register FMRDYIC XXXXX000b INT4 Interrupt Control Register Timer RC Interrupt Control Register Timer RD0 Interrupt Control Register Timer RD1 Interrupt Control Register Timer RE Interrupt Control Register UART2 Transmit Interrupt Control Register UART2 Receive Interrupt Control Register Key Input Interrupt Control Register A/D Conversion Interrupt Control Register SSU Interrupt Control Register/IIC bus Interrupt Control Register (2) Timer RF Compare 1 Interrupt Control Register UART0 Transmit Interrupt Control Register UART0 Receive Interrupt Control Register UART1 Transmit Interrupt Control Register UART1 Receive Interrupt Control Register INT2 Interrupt Control Register Timer RA Interrupt Control Register Timer RB Interrupt Control Register INT1 Interrupt Control Register INT3 Interrupt Control Register Timer RF Interrupt Control Register Timer RF Compare 0 Interrupt Control Register INT0 Interrupt Control Register UART2 Bus Collision Detection Interrupt Control Register Timer RF Capture Interrupt Control Register INT4IC TRCIC TRD0IC TRD1IC TREIC S2TIC S2RIC KUPIC ADIC SSUIC/IICIC CMP1IC S0TIC S0RIC S1TIC S1RIC INT2IC TRAIC TRBIC INT1IC INT3IC TRFIC CMP0IC INT0IC U2BCNIC CAPIC XX00X000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XX00X000b XXXXX000b XXXXX000b XX00X000b XX00X000b XXXXX000b XXXXX000b XX00X000b XXXXX000b XXXXX000b Timer RG Interrupt Control Register TRGIC XXXXX000b Voltage Monitor 1/Compare A1 Interrupt Control Register Voltage Monitor 2/Compare A2 Interrupt Control Register VCMP1IC VCMP2IC XXXXX000b XXXXX000b X: Undefined Notes: 1. The blank areas are reserved and cannot be accessed by users. 2. Selectable by the IICSEL bit in the SSUIICSR register. REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 16 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 4. Special Function Registers (SFRs) Table 4.3 Address 0080h 0081h 0082h 0083h 0084h 0085h 0086h 0087h 0088h 0089h 008Ah 008Bh 008Ch 008Dh 008Eh 008Fh 0090h 0091h 0092h 0093h 0094h 0095h 0096h 0097h 0098h 0099h 009Ah 009Bh 009Ch 009Dh 009Eh 009Fh 00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BAh 00BBh 00BCh 00BDh 00BEh 00BFh SFR Information (3) (1) Register DTC Activation Control Register Symbol DTCTL After Reset 00h DTC Activation Enable Register 0 DTC Activation Enable Register 1 DTC Activation Enable Register 2 DTC Activation Enable Register 3 DTC Activation Enable Register 4 DTC Activation Enable Register 5 DTC Activation Enable Register 6 Timer RF Register DTCEN0 DTCEN1 DTCEN2 DTCEN3 DTCEN4 DTCEN5 DTCEN6 TRF 00h 00h 00h 00h 00h 00h 00h 00h 00h Timer RF Control Register 0 Timer RF Control Register 1 Capture and Compare 0 Register Compare 1 Register UART0 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register UART2 Transmit/Receive Mode Register UART2 Bit Rate Register UART2 Transmit Buffer Register UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register UART2 Digital Filter Function Select Register TRFCR0 TRFCR1 TRFM0 TRFM1 U0MR U0BRG U0TB U0C0 U0C1 U0RB U2MR U2BRG U2TB U2C0 U2C1 U2RB URXDF 00h 00h 00h 00h FFh FFh 00h XXh XXh XXh 00001000b 00000010b XXh XXh 00h XXh XXh XXh 00001000b 00000010b XXh XXh 00h UART2 Special Mode Register 5 UART2 Special Mode Register 4 UART2 Special Mode Register 3 UART2 Special Mode Register 2 UART2 Special Mode Register U2SMR5 U2SMR4 U2SMR3 U2SMR2 U2SMR 00h 00h 000X0X0Xb X0000000b X0000000b X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users. REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 17 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 4. Special Function Registers (SFRs) Table 4.4 Address 00C0h 00C1h 00C2h 00C3h 00C4h 00C5h 00C6h 00C7h 00C8h 00C9h 00CAh 00CBh 00CCh 00CDh 00CEh 00CFh 00D0h 00D1h 00D2h 00D3h 00D4h 00D5h 00D6h 00D7h 00D8h 00D9h 00DAh 00DBh 00DCh 00DDh 00DEh 00DFh 00E0h 00E1h 00E2h 00E3h 00E4h 00E5h 00E6h 00E7h 00E8h 00E9h 00EAh 00EBh 00ECh 00EDh 00EEh 00EFh 00F0h 00F1h 00F2h 00F3h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h 00FAh 00FBh 00FCh 00FDh 00FEh 00FFh SFR Information (4) (1) Register A/D Register 0 A/D Register 1 A/D Register 2 A/D Register 3 A/D Register 4 A/D Register 5 A/D Register 6 A/D Register 7 AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 Symbol After Reset XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb A/D Mode Register A/D Input Select Register A/D Control Register 0 A/D Control Register 1 D/A0 Register D/A1 Register ADMOD ADINSEL ADCON0 ADCON1 DA0 DA1 00h 11000000b 00h 00h 00h 00h D/A Control Register DACON 00h Port P0 Register Port P1 Register Port P0 Direction Register Port P1 Direction Register Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P5 Register Port P4 Direction Register Port P5 Direction Register Port P6 Register Port P6 Direction Register Port P8 Register Port P8 Direction Register P0 P1 PD0 PD1 P2 P3 PD2 PD3 P4 P5 PD4 PD5 P6 PD6 P8 PD8 XXh XXh 00h 00h XXh XXh 00h 00h XXh XXh 00h 00h XXh 00h XXh 00h X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users. REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 18 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 4. Special Function Registers (SFRs) Table 4.5 Address 0100h 0101h 0102h 0103h 0104h 0105h 0106h 0107h 0108h 0109h 010Ah 010Bh 010Ch 010Dh 010Eh 010Fh 0110h 0111h 0112h 0113h 0114h 0115h 0116h 0117h 0118h 0119h 011Ah 011Bh 011Ch 011Dh 011Eh 011Fh 0120h 0121h 0122h 0123h 0124h 0125h 0126h 0127h 0128h 0129h 012Ah 012Bh 012Ch 012Dh 012Eh 012Fh 0130h 0131h 0132h 0133h 0134h 0135h 0136h 0137h 0138h 0139h 013Ah 013Bh 013Ch 013Dh 013Eh 013Fh SFR Information (5) (1) Register Timer RA Control Register Timer RA I/O Control Register Timer RA Mode Register Timer RA Prescaler Register Timer RA Register LIN Control Register 2 LIN Control Register LIN Status Register Timer RB Control Register Timer RB One-Shot Control Register Timer RB I/O Control Register Timer RB Mode Register Timer RB Prescaler Register Timer RB Secondary Register Timer RB Primary Register Symbol TRACR TRAIOC TRAMR TRAPRE TRA LINCR2 LINCR LINST TRBCR TRBOCR TRBIOC TRBMR TRBPRE TRBSC TRBPR After Reset 00h 00h 00h FFh FFh 00h 00h 00h 00h 00h 00h 00h FFh FFh FFh Timer RE Second Data Register / Counter Data Register Timer RE Minute Data Register / Compare Data Register Timer RE Hour Data Register Timer RE Day of Week Data Register Timer RE Control Register 1 Timer RE Control Register 2 Timer RE Count Source Select Register Timer RC Mode Register Timer RC Control Register 1 Timer RC Interrupt Enable Register Timer RC Status Register Timer RC I/O Control Register 0 Timer RC I/O Control Register 1 Timer RC Counter Timer RC General Register A Timer RC General Register B Timer RC General Register C Timer RC General Register D Timer RC Control Register 2 Timer RC Digital Filter Function Select Register Timer RC Output Master Enable Register Timer RC Trigger Control Register Timer RD Control Expansion Register Timer RD Trigger Control Register Timer RD Start Register Timer RD Mode Register Timer RD PWM Mode Register Timer RD Function Control Register Timer RD Output Master Enable Register 1 Timer RD Output Master Enable Register 2 Timer RD Output Control Register Timer RD Digital Filter Function Select Register 0 Timer RD Digital Filter Function Select Register 1 TRESEC TREMIN TREHR TREWK TRECR1 TRECR2 TRECSR TRCMR TRCCR1 TRCIER TRCSR TRCIOR0 TRCIOR1 TRC TRCGRA TRCGRB TRCGRC TRCGRD TRCCR2 TRCDF TRCOER TRCADCR TRDECR TRDADCR TRDSTR TRDMR TRDPMR TRDFCR TRDOER1 TRDOER2 TRDOCR TRDDF0 TRDDF1 00h 00h 00h 00h 00h 00h 00001000b 01001000b 00h 01110000b 01110000b 10001000b 10001000b 00h 00h FFh FFh FFh FFh FFh FFh FFh FFh 00011000b 00h 01111111b 00h 00h 00h 11111100b 00001110b 10001000b 10000000b FFh 01111111b 00h 00h 00h Note: 1. The blank areas are reserved and cannot be accessed by users. REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 19 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 4. Special Function Registers (SFRs) Table 4.6 Address 0140h 0141h 0142h 0143h 0144h 0145h 0146h 0147h 0148h 0149h 014Ah 014Bh 014Ch 014Dh 014Eh 014Fh 0150h 0151h 0152h 0153h 0154h 0155h 0156h 0157h 0158h 0159h 015Ah 015Bh 015Ch 015Dh 015Eh 015Fh 0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 017Ah 017Bh 017Ch 017Dh 017Eh 017Fh SFR Information (6) (1) Register Timer RD Control Register 0 Timer RD I/O Control Register A0 Timer RD I/O Control Register C0 Timer RD Status Register 0 Timer RD Interrupt Enable Register 0 Timer RD PWM Mode Output Level Control Register 0 Timer RD Counter 0 Timer RD General Register A0 Timer RD General Register B0 Timer RD General Register C0 Timer RD General Register D0 Timer RD Control Register 1 Timer RD I/O Control Register A1 Timer RD I/O Control Register C1 Timer RD Status Register 1 Timer RD Interrupt Enable Register 1 Timer RD PWM Mode Output Level Control Register 1 Timer RD Counter 1 Timer RD General Register A1 Timer RD General Register B1 Timer RD General Register C1 Timer RD General Register D1 UART1 Transmit/Receive Mode Register UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register Symbol TRDCR0 TRDIORA0 TRDIORC0 TRDSR0 TRDIER0 TRDPOCR0 TRD0 TRDGRA0 TRDGRB0 TRDGRC0 TRDGRD0 TRDCR1 TRDIORA1 TRDIORC1 TRDSR1 TRDIER1 TRDPOCR1 TRD1 TRDGRA1 TRDGRB1 TRDGRC1 TRDGRD1 U1MR U1BRG U1TB U1C0 U1C1 U1RB After Reset 00h 10001000b 10001000b 11100000b 11100000b 11111000b 00h 00h FFh FFh FFh FFh FFh FFh FFh FFh 00h 10001000b 10001000b 11000000b 11100000b 11111000b 00h 00h FFh FFh FFh FFh FFh FFh FFh FFh 00h XXh XXh XXh 00001000b 00000010b XXh XXh Timer RG Mode Register Timer RG Count Control Register Timer RG Control Register Timer RG Interrupt Enable Register Timer RG Status Register Timer RG I/O Control Register Timer RG Counter Timer RG General Register A Timer RG General Register B Timer RG General Register C Timer RG General Register D TRGMR TRGCNTC TRGCR TRGIER TRGSR TRGIOR TRG TRGGRA TRGGRB TRGGRC TRGGRD 01000000b 00h 10000000b 11110000b 11100000b 00h 00h 00h FFh FFh FFh FFh FFh FFh FFh FFh X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users. REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 20 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 4. Special Function Registers (SFRs) Table 4.7 Address 0180h 0181h 0182h 0183h 0184h 0185h 0186h 0187h 0188h 0189h 018Ah 018Bh 018Ch 018Dh 018Eh 018Fh 0190h 0191h 0192h 0193h 0194h 0195h 0196h 0197h 0198h 0199h 019Ah 019Bh 019Ch 019Dh 019Eh 019Fh 01A0h 01A1h 01A2h 01A3h 01A4h 01A5h 01A6h 01A7h 01A8h 01A9h 01AAh 01ABh 01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h 01BAh 01BBh 01BCh 01BDh 01BEh 01BFh SFR Information (7) (1) Register Timer RA Pin Select Register Timer RB/RC Pin Select Register Timer RC Pin Select Register 0 Timer RC Pin Select Register 1 Timer RD Pin Select Register 0 Timer RD Pin Select Register 1 Timer Pin Select Register Timer RF Output Control Register UART0 Pin Select Register UART1 Pin Select Register UART2 Pin Select Register 0 UART2 Pin Select Register 1 SSU/IIC Pin Select Register INT Interrupt Input Pin Select Register I/O Function Pin Select Register Symbol TRASR TRBRCSR TRCPSR0 TRCPSR1 TRDPSR0 TRDPSR1 TIMSR TRFOUT U0SR U1SR U2SR0 U2SR1 SSUIICSR INTSR PINSR After Reset 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h SS Bit Counter Register SS Transmit Data Register L / IIC bus Transmit Data Register (2) SS Transmit Data Register H (2) SS Receive Data Register L / IIC bus Receive Data Register (2) SS Receive Data Register H (2) SS Control Register H / IIC bus Control Register 1 (2) SS Control Register L / IIC bus Control Register 2 (2) SS Mode Register / IIC bus Mode Register (2) SS Enable Register / IIC bus Interrupt Enable Register (2) SS Status Register / IIC bus Status Register (2) SS Mode Register 2 / Slave Address Register (2) SSBR SSTDR / ICDRT SSTDRH SSRDR / ICDRR SSRDRH SSCRH / ICCR1 SSCRL / ICCR2 SSMR / ICMR SSER / ICIER SSSR / ICSR SSMR2 / SAR 11111000b FFh FFh FFh FFh 00h 01111101b 00010000b / 00011000b 00h 00h / 0000X000b 00h Flash Memory Status Register Flash Memory Control Register 0 Flash Memory Control Register 1 Flash Memory Control Register 2 FST FMR0 FMR1 FMR2 10000X00b 00h 00h 00h X: Undefined Notes: 1. The blank areas are reserved and cannot be accessed by users. 2. Selectable by the IICSEL bit in the SSUIICSR register. REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 21 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 4. Special Function Registers (SFRs) Table 4.8 Address 01C0h 01C1h 01C2h 01C3h 01C4h 01C5h 01C6h 01C7h 01C8h 01C9h 01CAh 01CBh 01CCh 01CDh 01CEh 01CFh 01D0h 01D1h 01D2h 01D3h 01D4h 01D5h 01D6h 01D7h 01D8h 01D9h 01DAh 01DBh 01DCh 01DDh 01DEh 01DFh 01E0h 01E1h 01E2h 01E3h 01E4h 01E5h 01E6h 01E7h 01E8h 01E9h 01EAh 01EBh 01ECh 01EDh 01EEh 01EFh 01F0h 01F1h 01F2h 01F3h 01F4h 01F5h 01F6h 01F7h 01F8h 01F9h 01FAh 01FBh 01FCh 01FDh 01FEh 01FFh SFR Information (8) (1) Register Address Match Interrupt Register 0 Symbol RMAD0 After Reset XXh XXh 0000XXXXb 00h XXh XXh 0000XXXXb 00h Address Match Interrupt Enable Register 0 Address Match Interrupt Register 1 AIER0 RMAD1 Address Match Interrupt Enable Register 1 AIER1 Pull-Up Control Register 0 Pull-Up Control Register 1 Pull-Up Control Register 2 PUR0 PUR1 PUR2 00h 00h 00h Port P1 Drive Capacity Control Register Port P2 Drive Capacity Control Register Drive Capacity Control Register 0 Drive Capacity Control Register 1 Drive Capacity Control Register 2 Input Threshold Control Register 0 Input Threshold Control Register 1 Input Threshold Control Register 2 Comparator B Control Register 0 External Input Enable Register 0 External Input Enable Register 1 INT Input Filter Select Register 0 INT Input Filter Select Register 1 Key Input Enable Register 0 P1DRR P2DRR DRR0 DRR1 DRR2 VLT0 VLT1 VLT2 INTCMP INTEN INTEN1 INTF INTF1 KIEN 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users. REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 22 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 4. Special Function Registers (SFRs) Table 4.9 Address 2C00h 2C01h 2C02h 2C03h 2C04h 2C05h 2C06h 2C07h 2C08h 2C09h 2C0Ah : : 2C3Ah 2C3Bh 2C3Ch 2C3Dh 2C3Eh 2C3Fh 2C40h 2C41h 2C42h 2C43h 2C44h 2C45h 2C46h 2C47h 2C48h 2C49h 2C4Ah 2C4Bh 2C4Ch 2C4Dh 2C4Eh 2C4Fh 2C50h 2C51h 2C52h 2C53h 2C54h 2C55h 2C56h 2C57h 2C58h 2C59h 2C5Ah 2C5Bh 2C5Ch 2C5Dh 2C5Eh 2C5Fh 2C60h 2C61h 2C62h 2C63h 2C64h 2C65h 2C66h 2C67h 2C68h 2C69h 2C6Ah 2C6Bh 2C6Ch 2C6Dh 2C6Eh 2C6Fh SFR Information (9) (1) Register DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Control Data 0 Symbol XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh After Reset DTCD0 DTC Control Data 1 DTCD1 DTC Control Data 2 DTCD2 DTC Control Data 3 DTCD3 DTC Control Data 4 DTCD4 DTC Control Data 5 DTCD5 X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users. REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 23 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 4. Special Function Registers (SFRs) Table 4.10 Address 2C70h 2C71h 2C72h 2C73h 2C74h 2C75h 2C76h 2C77h 2C78h 2C79h 2C7Ah 2C7Bh 2C7Ch 2C7Dh 2C7Eh 2C7Fh 2C80h 2C81h 2C82h 2C83h 2C84h 2C85h 2C86h 2C87h 2C88h 2C89h 2C8Ah 2C8Bh 2C8Ch 2C8Dh 2C8Eh 2C8Fh 2C90h 2C91h 2C92h 2C93h 2C94h 2C95h 2C96h 2C97h 2C98h 2C99h 2C9Ah 2C9Bh 2C9Ch 2C9Dh 2C9Eh 2C9Fh 2CA0h 2CA1h 2CA2h 2CA3h 2CA4h 2CA5h 2CA6h 2CA7h 2CA8h 2CA9h 2CAAh 2CABh 2CACh 2CADh 2CAEh 2CAFh SFR Information (10) (1) Register Symbol DTCD6 After Reset XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh DTC Control Data 6 DTC Control Data 7 DTCD7 DTC Control Data 8 DTCD8 DTC Control Data 9 DTCD9 DTC Control Data 10 DTCD10 DTC Control Data 11 DTCD11 DTC Control Data 12 DTCD12 DTC Control Data 13 DTCD13 X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users. REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 24 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 4. Special Function Registers (SFRs) Table 4.11 Address 2CB0h 2CB1h 2CB2h 2CB3h 2CB4h 2CB5h 2CB6h 2CB7h 2CB8h 2CB9h 2CBAh 2CBBh 2CBCh 2CBDh 2CBEh 2CBFh 2CC0h 2CC1h 2CC2h 2CC3h 2CC4h 2CC5h 2CC6h 2CC7h 2CC8h 2CC9h 2CCAh 2CCBh 2CCCh 2CCDh 2CCEh 2CCFh 2CD0h 2CD1h 2CD2h 2CD3h 2CD4h 2CD5h 2CD6h 2CD7h 2CD8h 2CD9h 2CDAh 2CDBh 2CDCh 2CDDh 2CDEh 2CDFh 2CE0h 2CE1h 2CE2h 2CE3h 2CE4h 2CE5h 2CE6h 2CE7h 2CE8h 2CE9h 2CEAh 2CEBh 2CECh 2CEDh 2CEEh 2CEFh SFR Information (11) (1) Register Symbol DTCD14 After Reset XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh DTC Control Data 14 DTC Control Data 15 DTCD15 DTC Control Data 16 DTCD16 DTC Control Data 17 DTCD17 DTC Control Data 18 DTCD18 DTC Control Data 19 DTCD19 DTC Control Data 20 DTCD20 DTC Control Data 21 DTCD21 X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users. REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 25 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 4. Special Function Registers (SFRs) Table 4.12 Address 2CF0h 2CF1h 2CF2h 2CF3h 2CF4h 2CF5h 2CF6h 2CF7h 2CF8h 2CF9h 2CFAh 2CFBh 2CFCh 2CFDh 2CFEh 2CFFh 2D00h : 2FFFh SFR Information (12) (1) Register Symbol DTCD22 After Reset XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh DTC Control Data 22 DTC Control Data 23 DTCD23 X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users. Table 4.13 Address : FFDBh : FFDFh : FFE3h : FFEBh : FFEFh : FFF3h : FFF7h : FFFBh : FFFFh ID Code Areas and Option Function Select Area Area Name Option Function Select Register 2 ID1 ID2 ID3 ID4 ID5 ID6 ID7 Option Function Select Register OFS OFS2 Symbol After Reset (Note 1) (Note 2) (Note 2) (Note 2) (Note 2) (Note 2) (Note 2) (Note 2) (Note 1) Notes: 1. The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh. When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user. 2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user. REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 26 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 5. Electrical Characteristics 5. Electrical Characteristics Table 5.1 Symbol VCC/AVCC Supply voltage VI VO Pd Topr Tstg Input voltage Output voltage Power dissipation Operating ambient temperature Storage temperature −40°C ≤ Topr ≤ 85°C Absolute Maximum Ratings Parameter Condition Rated Value −0.3 to 6.5 −0.3 to VCC + 0.3 −0.3 to VCC + 0.3 500 −20 to 85 (N version) −65 to 150 Unit V V V mW °C °C REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 27 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 5. Electrical Characteristics Table 5.2 Symbol Recommended Operating Conditions (1) Parameter Conditions Standard Min. 1.8 — 0.8 VCC 4.0 V ≤ VCC ≤ 5.5 V 0.5 VCC 2.7 V ≤ VCC < 4.0 V 0.55 VCC 1.8 V ≤ VCC < 2.7 V 0.65 VCC 4.0 V ≤ VCC ≤ 5.5 V 0.65 VCC 2.7 V ≤ VCC < 4.0 V 1.8 V ≤ VCC < 2.7 V 0.7 VCC 0.8 VCC CMOS Input level Input level selection: input switching 0.35 VCC function (I/O port) Input level selection: 0.5 VCC Typ. — 0 — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — 32.768 — — — — Max. 5.5 — VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC 0.2 VCC 0.2 VCC 0.2 VCC 0.2 VCC 0.4 VCC 0.3 VCC 0.2 VCC 0.55 VCC 0.45 VCC 0.35 VCC −160 −80 −10 −40 −5 −20 160 80 10 40 5 20 20 5 50 20 5 20 5 Unit V V V V V V V V V V V V V V V V V V V V V V mA mA mA mA mA mA mA mA mA mA mA mA MHz MHz kHz MHz MHz MHz MHz VCC/AVCC Supply voltage VSS/AVSS VIH Supply voltage Input “H” voltage Other than CMOS input Input level selection: 4.0 V ≤ VCC ≤ 5.5 V 0.85 VCC 0.7 VCC 2.7 V ≤ VCC < 4.0 V 0.85 VCC 1.8 V ≤ VCC < 2.7 V 0.85 VCC VIL Input “L” voltage Other than CMOS input CMOS Input level Input level selection: input switching 0.35 VCC function (I/O port) Input level selection: 0.5 VCC 4.0 V ≤ VCC ≤ 5.5 V 2.7 V ≤ VCC < 4.0 V 1.8 V ≤ VCC < 2.7 V 4.0 V ≤ VCC ≤ 5.5 V 2.7 V ≤ VCC < 4.0 V 1.8 V ≤ VCC < 2.7 V Input level selection: 4.0 V ≤ VCC ≤ 5.5 V 0.7 VCC 2.7 V ≤ VCC < 4.0 V 1.8 V ≤ VCC < 2.7 V IOH(sum) IOH(sum) IOH(peak) IOH(avg) IOL(sum) IOL(sum) IOL(peak) IOL(avg) f(XIN) f(XCIN) — f(BCLK) Peak sum output “H” current Average sum output “H” current Peak output “H” current Average output “H” current Peak sum output “L” current Average sum output “L” current Peak output “L” current Average output “L” current Sum of all pins IOH(peak) Sum of all pins IOH(avg) Drive capacity Low Drive capacity High Drive capacity Low Drive capacity High Sum of all pins IOL(peak) Sum of all pins IOL(avg) Drive capacity Low Drive capacity High Drive capacity Low Drive capacity High 2.7 V ≤ VCC ≤ 5.5 V 1.8 V ≤ VCC < 2.7 V XCIN clock input oscillation frequency System clock frequency CPU clock frequency 1.8 V ≤ VCC ≤ 5.5 V 2.7 V ≤ VCC ≤ 5.5 V 1.8 V ≤ VCC < 2.7 V 2.7 V ≤ VCC ≤ 5.5 V 1.8 V ≤ VCC < 2.7 V Notes: 1. VCC = 1.8 to 5.5 V and Topr = −20 to 85°C (N version), unless otherwise specified. 2. The average output current indicates the average value of current measured during 100 ms. 0 0 0 0 0 0 0 0 0 0 — — — — — — — — — — — — — — — — — — — XIN clock input oscillation frequency REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 28 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 5. Electrical Characteristics P0 P1 P2 P3 P4 P5 P6 P8 30 pF Figure 5.1 Ports P0 to P6, P8 Timing Measurement Circuit REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 29 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 5. Electrical Characteristics Table 5.3 Symbol — — A/D Converter Characteristics Parameter Resolution Absolute accuracy 10-bit mode Vref = AVCC Vref = AVCC = 5.0 V Vref = AVCC = 3.3 V Vref = AVCC = 3.0 V Vref = AVCC = 2.2 V 8-bit mode Vref = AVCC = 5.0 V Vref = AVCC = 3.3 V Vref = AVCC = 3.0 V Vref = AVCC = 2.2 V AN0 to AN7 input, AN8 to AN11 input AN0 to AN7 input, AN8 to AN11 input AN0 to AN7 input, AN8 to AN11 input AN0 to AN7 input, AN8 to AN11 input AN0 to AN7 input, AN8 to AN11 input AN0 to AN7 input, AN8 to AN11 input AN0 to AN7 input, AN8 to AN11 input AN0 to AN7 input, AN8 to AN11 input Conditions Standard Min. — — — — — — — — — 2 2 2 2 — — Vref = AVCC = 5.0 V, φAD = 20 MHz Vref = AVCC = 5.0 V, φAD = 20 MHz φAD = 20 MHz VCC = 5.0 V, XIN = f1 = φAD = 20 MHz 2.15 2.15 0.75 — 2.2 0 10-bit mode 8-bit mode Typ. — — — — — — — — — — — — — 3 — — — — 45 — — Max. 10 ±3 ±5 ±5 ±5 ±2 ±2 ±2 ±2 20 16 10 5 — ±1 — — — — AVCC Vref Unit Bit LSB LSB LSB LSB LSB LSB LSB LSB MHz MHz MHz MHz kΩ LSB µs µs µs µA V V φAD A/D conversion clock 4.0 V ≤ Vref = AVCC ≤ 5.5 V (2) 3.2 V ≤ Vref = AVCC ≤ 5.5 V (2) 2.7 V ≤ Vref = AVCC ≤ 5.5 V (2) 2.2 V ≤ Vref = AVCC ≤ 5.5 V (2) — DNL tCONV tSAMP IVref Vref VIA Tolerance level impedance Differential non-linearity error Conversion time Sampling time Vref current Reference voltage Analog input voltage (3) Notes: 1. VCC/AVCC = Vref = 2.2 to 5.5 V, VSS = 0 V, and Topr = −20 to 85°C (N version), unless otherwise specified. 2. When the CPU and flash memory stop, the A/D conversion result will be undefined. 3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode. REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 30 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 5. Electrical Characteristics Table 5.4 Symbol — — tsu RO IVref D/A Converter Characteristics Parameter Resolution Absolute accuracy Setup time Output resistor Reference power input current (Note 2) Condition Standard Min. — — — — — Typ. — — — 6 — Max. 8 2.5 3 — 1.5 Unit Bit LSB µs kΩ mA Notes: 1. VCC/AVCC = Vref = 2.7 to 5.5 V and Topr = −20 to 85°C (N version), unless otherwise specified. 2. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included. Table 5.5 Symbol LVREF LVCMP1, LVCMP2 — — Comparator A Electrical Characteristics Parameter External reference voltage input range External comparison voltage input range Offset Comparator output delay time (2) At falling, VI = Vref − 100 mV At falling, VI = Vref − 1 V or below At rising, VI = Vref + 100 mV At rising, VI = Vref + 1 V or above Condition Standard Min. 1.4 −0.3 — — — — — — Typ. — — 50 3 1.5 2 0.5 0.5 Max. VCC VCC + 0.3 200 — — — — — Unit V V mV µs µs µs µs µA — Comparator operating current VCC = 5.0 V Notes: 1. VCC = 2.7 to 5.5 V and Topr = −20 to 85°C (N version), unless otherwise specified. 2. When the digital filter is disabled. Table 5.6 Symbol Vref VI — td ICMP Comparator B Electrical Characteristics Parameter IVREF1, IVREF3 input reference voltage IVCMP1, IVCMP3 input voltage Offset Comparator output delay time (2) Comparator operating current VI = Vref ± 100 mV VCC = 5.0 V Condition Standard Min. 0 −0.3 — — — Typ. — — 5 0.1 17.5 Max. VCC − 1.4 VCC + 0.3 100 — — Unit V V mV µs µA Notes: 1. VCC = 2.7 to 5.5 V and Topr = −20 to 85°C (N version), unless otherwise specified. 2. When the digital filter is disabled. REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 31 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 5. Electrical Characteristics Table 5.7 Symbol — — — Flash Memory (Program ROM) Electrical Characteristics Parameter Conditions Standard Min. 1,000 (3) — — — 33 33 — 2.7 1.8 0 Ambient temperature = 55°C 20 Typ. — 80 0.3 — — — — — — — — Max. — — — 5 + CPU clock × 3 cycles — — 30 + CPU clock × 1 cycle 5.5 5.5 60 — Unit times µs s ms ms ms µs V V °C year Program/erase endurance (2) Byte program time Block erase time td(SR-SUS) Time delay from suspend request until suspend — — — — — — — Interval from erase start/restart until following suspend request Suspend interval necessary for autoerasure to complete Time from suspend until erase restart Program, erase voltage Read voltage Program, erase temperature Data hold time (7) Notes: 1. VCC = 2.7 to 5.5 V and Topr = 0 to 60°C, unless otherwise specified. 2. Definition of programming/erasure endurance The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited). 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed.) 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number. 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur. 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative. 7. The data hold time includes time that the power supply is off or the clock is not supplied. REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 32 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 5. Electrical Characteristics Table 5.8 Symbol — — — — — Flash Memory (Data flash Block A to Block D) Electrical Characteristics Parameter Conditions Standard Min. 10,000 (3) — — — — — 33 33 — 2.7 1.8 −20 Ambient temperature = 55°C 20 Typ. — 160 300 0.2 0.3 — — — — — — — — Max. — — — — — 5 + CPU clock × 3 cycles — — 30 + CPU clock × 1 cycle 5.5 5.5 85 — Unit times µs µs s s ms ms ms µs V V °C year Program/erase endurance (2) Byte program time (program/erase endurance ≤ 1,000 times) Byte program time (program/erase endurance > 1,000 times) Block erase time (program/erase endurance ≤ 1,000 times) Block erase time (program/erase endurance > 1,000 times) td(SR-SUS) Time delay from suspend request until suspend — — — — — — — Interval from erase start/restart until following suspend request Suspend interval necessary for autoerasure to complete Time from suspend until erase restart Program, erase voltage Read voltage Program, erase temperature Data hold time (7) Notes: 1. VCC = 2.7 to 5.5 V and Topr = −20 to 85°C (N version), unless otherwise specified. 2. Definition of programming/erasure endurance The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited). 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed.) 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number. 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur. 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative. 7. The data hold time includes time that the power supply is off or the clock is not supplied. Suspend request (FMR21 bit) FST6 bit Fixed time Clock-dependent time Access restart td(SR-SUS) FST6: Bit in FST register FMR21: Bit in FMR2 register Figure 5.2 Time delay until Suspend REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 33 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 5. Electrical Characteristics Table 5.9 Symbol Vdet0 Voltage Detection 0 Circuit Electrical Characteristics Parameter Voltage detection level Vdet0_0 (2) Voltage detection level Vdet0_1 (2) Voltage detection level Vdet0_2 (2) Voltage detection level Vdet0_3 (2) (4) Condition Standard Min. 1.80 2.15 2.65 3.55 Typ. 1.90 2.35 2.85 3.80 6 1.5 — Max. 2.05 2.50 3.00 4.05 150 — 100 Unit V V V V µs µA µs — — td(E-A) Voltage detection 0 circuit response time At the falling of VCC from 5.0 V to (Vdet0_0 − 0.1) V VCA25 = 1, VCC = 5.0 V — — — Voltage detection circuit self power consumption Waiting time until voltage detection circuit operation starts (3) Notes: 1. The measurement condition is VCC = 1.8 to 5.5 V and Topr = −20 to 85°C (N version). 2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register. 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0. 4. Time until the voltage monitor 0 reset is generated after the voltage passes Vdet0. Table 5.10 Symbol Vdet1 Voltage Detection 1 Circuit Electrical Characteristics Parameter Condition At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC Vdet1_0 to Vdet1_5 selected Vdet1_6 to Vdet1_F selected Standard Min. 2.00 2.15 2.30 2.45 2.60 2.75 2.90 3.05 3.20 3.35 3.50 3.65 3.80 3.95 4.10 4.25 — — — — — Typ. 2.20 2.35 2.50 2.65 2.80 2.95 3.10 3.25 3.40 3.55 3.70 3.85 4.00 4.15 4.30 4.45 0.07 0.10 60 1.7 — Max. 2.40 2.55 2.70 2.85 3.00 3.15 3.30 3.45 3.60 3.75 3.90 4.05 4.20 4.35 4.50 4.65 — — 150 — 100 Unit V V V V V V V V V V V V V V V V V V µs µA µs Voltage detection level Vdet1_0 (2) Voltage detection level Vdet1_1 (2) Voltage detection level Vdet1_2 (2) Voltage detection level Vdet1_3 Voltage detection level Vdet1_4 (2) (2) Voltage detection level Vdet1_5 (2) Voltage detection level Vdet1_6 (2) Voltage detection level Vdet1_7 Voltage detection level Vdet1_8 (2) (2) Voltage detection level Vdet1_9 (2) Voltage detection level Vdet1_A (2) Voltage detection level Vdet1_B Voltage detection level Vdet1_C (2) (2) Voltage detection level Vdet1_D (2) Voltage detection level Vdet1_E (2) Voltage detection level Vdet1_F (2) — Hysteresis width at the rising of VCC in voltage detection 1 circuit — — td(E-A) Voltage detection 1 circuit response time (3) Voltage detection circuit self power consumption Waiting time until voltage detection circuit operation starts (4) At the falling of VCC from 5.0 V to (Vdet1_0 − 0.1) V VCA26 = 1, VCC = 5.0 V Notes: 1. The measurement condition is VCC = 1.8 to 5.5 V and Topr = −20 to 85°C (N version). 2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register. 3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1. 4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0. REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 34 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 5. Electrical Characteristics Table 5.11 Symbol Vdet2 — — — td(E-A) Voltage Detection 2 Circuit Electrical Characteristics Parameter Condition At the falling of VCC At the falling of LVCMP2 Standard Min. 3.70 1.20 — At the falling of VCC from 5.0 V to (Vdet2_0 − 0.1) V VCA27 = 1, VCC = 5.0 V — — — Typ. 4.00 1.34 0.10 20 1.7 — Max. 4.30 1.48 — 150 — 100 Unit V V V µs µA µs Voltage detection level Vdet2_0 (2) Voltage detection level Vdet2_EXT (2) Hysteresis width at the rising of VCC in voltage detection 2 circuit Voltage detection 2 circuit response time (3) Voltage detection circuit self power consumption Waiting time until voltage detection circuit operation starts (4) Notes: 1. The measurement condition is VCC = 1.8 to 5.5 V and Topr = −20 to 85°C (N version). 2. The voltage detection level varies with detection targets. Select the level with the VCA24 bit in the VCA2 register. 3. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2. 4. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0. Table 5.12 Symbol trth Power-on Reset Circuit (2) Parameter Condition Standard Min. 0 Typ. — Max. 50,000 Unit mV/msec External power VCC rise gradient Notes: 1. The measurement condition is Topr = −20 to 85°C (N version), unless otherwise specified. 2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0. Vdet0 (1) Vdet0 (1) trth External Power VCC 0.5 V tw(por) (2) Voltage detection 0 circuit response time trth Internal reset signal 1 × 32 fOCO-S 1 × 32 fOCO-S Notes: 1. Vdet0 indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit of Hardware Manual (REJ09B0480) for details. 2. tw(por) indicates the duration the external power VCC must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain tw(por) for 1 ms or more. Figure 5.3 Power-on Reset Circuit Electrical Characteristics REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 35 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 5. Electrical Characteristics Table 5.13 Symbol fOCO-S — — Low-speed On-Chip Oscillator Circuit Electrical Characteristics Parameter Condition Standard Min. 60 VCC = 5.0 V, Topr = 25°C VCC = 5.0 V, Topr = 25°C — — Typ. 125 30 2 Max. 250 100 — Unit kHz µs µA Low-speed on-chip oscillator frequency Oscillation stability time Self power consumption at oscillation Note: 1. VCC = 1.8 to 5.5 V and Topr = −20 to 85°C (N version), unless otherwise specified. Table 5.14 Symbol td(P-R) Power Supply Circuit Timing Characteristics Parameter Condition Standard Min. — Typ. — Max. 2,000 Unit µs Time for internal power supply stabilization during power-on (2) Notes: 1. The measurement condition is VCC = 1.8 to 5.5 V and Topr = 25°C. 2. Waiting time until the internal power supply generation circuit stabilizes during power-on. REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 36 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 5. Electrical Characteristics Table 5.15 Symbol tSUCYC tHI tLO tRISE tFALL tSU tH tLEAD tLAG tOD tSA tOR Timing Requirements of Synchronous Serial Communication Unit (SSU) Parameter Conditions Standard Min. 4 0.4 0.4 Master Slave Master Slave — — — — 100 1 1tCYC + 50 1tCYC + 50 — 2.7 V ≤ VCC ≤ 5.5 V 1.8 V ≤ VCC < 2.7 V 2.7 V ≤ VCC ≤ 5.5 V 1.8 V ≤ VCC < 2.7 V — — — — Typ. — — — — — — — — — — — — — — — — Max. — 0.6 0.6 1 1 1 1 — — — — 1 1.5tCYC + 100 1.5tCYC + 200 1.5tCYC + 100 1.5tCYC + 200 Unit tCYC (2) tSUCYC tSUCYC tCYC (2) µs tCYC (2) µs ns tCYC (2) ns ns tCYC (2) ns ns ns ns SSCK clock cycle time SSCK clock “H” width SSCK clock “L” width SSCK clock rising time SSCK clock falling time SSO, SSI data input setup time SSO, SSI data input hold time SCS setup time SCS hold time SSI slave access time SSI slave out open time Slave Slave SSO, SSI data output delay time Notes: 1. VCC = 1.8 to 5.5 V, VSS = 0 V, and Topr = −20 to 85°C (N version), unless otherwise specified. 2. 1tCYC = 1/f1(s) REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 37 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 5. Electrical Characteristics 4-Wire Bus Communication Mode, Master, CPHS = 1 VIH or VOH SCS (output) VIL or VOL tHI tFALL tRISE SSCK (output) (CPOS = 1) tLO tHI SSCK (output) (CPOS = 0) tLO tSUCYC SSO (output) tOD SSI (input) tSU tH 4-Wire Bus Communication Mode, Master, CPHS = 0 VIH or VOH SCS (output) VIL or VOL tHI tFALL tRISE SSCK (output) (CPOS = 1) tLO tHI SSCK (output) (CPOS = 0) tLO tSUCYC SSO (output) tOD SSI (input) tSU tH CPHS, CPOS: Bits in SSMR register Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master) REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 38 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 5. Electrical Characteristics 4-Wire Bus Communication Mode, Slave, CPHS = 1 VIH or VOH SCS (input) VIL or VOL tLEAD tHI tFALL tRISE tLAG SSCK (input) (CPOS = 1) tLO tHI SSCK (input) (CPOS = 0) tLO tSUCYC SSO (input) tSU tH SSI (output) tSA tOD tOR 4-Wire Bus Communication Mode, Slave, CPHS = 0 VIH or VOH SCS (input) VIL or VOL tLEAD tHI tFALL tRISE tLAG SSCK (input) (CPOS = 1) tLO tHI SSCK (input) (CPOS = 0) tLO tSUCYC SSO (input) tSU tH SSI (output) tSA tOD tOR CPHS, CPOS: Bits in SSMR register Figure 5.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave) REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 39 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 5. Electrical Characteristics tHI VIH or VOH SSCK VIL or VOL tLO tSUCYC SSO (output) tOD SSI (input) tSU tH Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode) REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 40 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 5. Electrical Characteristics Table 5.16 Symbol tSCL tSCLH tSCLL tsf tSP tBUF tSTAH tSTAS tSTOP tSDAS tSDAH Timing Requirements of I2C bus Interface Parameter Condition Standard Typ. — 12tCYC + 600 (2) — 3tCYC + 300 (2) Min. 5tCYC + 500 — — 5tCYC (2) 3tCYC (2) 3tCYC (2) 3tCYC (2) 1tCYC + 40 (2) 10 (2) SCL input cycle time SCL input “H” width SCL input “L” width SCL, SDA input fall time SCL, SDA input spike pulse rejection time SDA input bus-free time Start condition input hold time Retransmit start condition input setup time Stop condition input setup time Data input setup time Data input hold time Max. — — — 300 1tCYC (2) — — — — — — Unit ns ns ns ns ns ns ns ns ns ns ns — — — — — — — — — Notes: 1. VCC = 1.8 to 5.5 V, VSS = 0 V, and Topr = −20 to 85°C (N version), unless otherwise specified. 2. 1tCYC = 1/f1(s) VIH SDA tBUF VIL tSTAH tSCLH tSTAS tSP tSTOP SCL P (2) S (1) Sr (3) tSCLL P (2) tSf tSr tSDAS tSDAH tSCL Notes: 1. Start condition 2. Stop condition 3. Retransmit start condition Figure 5.7 I/O Timing of I2C bus Interface REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 41 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 5. Electrical Characteristics Table 5.17 Symbol VOH VOL VT+-VT- Electrical Characteristics (1) [4.2 V ≤ VCC ≤ 5.5 V] Parameter Condition Drive capacity High Drive capacity Low Drive capacity High Drive capacity Low VCC = 5.0 V VCC = 5.0 V VCC = 5.0 V VCC = 5.0 V Standard Min. Typ. IOH = −20 mA VCC − 2.0 — IOH = −5 mA VCC − 2.0 — IOL = 20 mA — — IOL = 5 mA — — 0.1 1.2 Max. VCC VCC 2.0 2.0 — Unit V V V V V Output “H” voltage Output “L” voltage Hysteresis INT0, INT1, INT2, INT3, INT4, KI0, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1, TRDIOB1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, TRFI, TRGIOA, TRGIOB, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET Input “H” current Input “L” current Pull-up resistance Feedback XIN resistance Feedback XCIN resistance RAM hold voltage 0.1 VI = 5 V, VCC = 5.0 V VI = 0 V, VCC = 5.0 V VI = 0 V, VCC = 5.0 V — — 25 — — During stop mode 1.8 1.2 — — 50 0.3 8 — — 5.0 −5.0 100 — — — V µA µA kΩ MΩ IIH IIL RPULLUP RfXIN RfXCIN VRAM MΩ V Note: 1. 4.2 V ≤ VCC ≤ 5.5 V, Topr = −20 to 85°C (N version), and f(XIN) = 20 MHz, unless otherwise specified. REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 42 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 5. Electrical Characteristics Table 5.18 Electrical Characteristics (2) [3.3 V ≤ VCC ≤ 5.5 V] (Topr = −20 to 85°C (N version), unless otherwise specified.) Parameter Condition XIN = 20 MHz (square wave) Low-speed on-chip oscillator on = 125 kHz No division XIN = 16 MHz (square wave) Low-speed on-chip oscillator on = 125 kHz No division XIN = 10 MHz (square wave) Low-speed on-chip oscillator on = 125 kHz No division XIN = 20 MHz (square wave) Low-speed on-chip oscillator on = 125 kHz Divide-by-8 XIN = 16 MHz (square wave) Low-speed on-chip oscillator on = 125 kHz Divide-by-8 XIN = 10 MHz (square wave) Low-speed on-chip oscillator on = 125 kHz Divide-by-8 XIN clock off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0 Symbol ICC Power supply current High-speed (VCC = 3.3 to 5.5 V) clock mode Single-chip mode, output pins are open, other pins are VSS Min. — Standard Typ. Max. 7 15 Unit mA — 5.6 12.5 mA — 3.6 — mA — 3 — mA — 2.2 — mA — 1.5 — mA µA Low-speed on-chip oscillator mode XIN clock off Low-speed Low-speed on-chip oscillator off clock mode — 90 400 — 85 400 µA Wait mode Stop mode XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0 XIN clock off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0 XIN clock off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 XIN clock off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 XIN clock off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 XIN clock off, Topr = 25°C Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 XIN clock off, Topr = 85°C Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 — 47 — µA — 15 100 µA — 4 90 µA — 4 — µA — 2 5 µA — 15 — µA REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 43 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group Timing Requirements Table 5.19 Symbol tc(XIN) tWH(XIN) tWL(XIN) tc(XCIN) tWH(XCIN) tWL(XCIN) XIN input cycle time XIN input “H” width XIN input “L” width XCIN input cycle time XCIN input “H” width XCIN input “L” width 5. Electrical Characteristics (Unless Otherwise Specified: VCC = 5 V, VSS = 0 V, Topr = 25°C) XIN Input, XCIN Input Parameter Standard Min. Max. 50 — 24 — 24 — 14 — 7 — 7 — Unit ns ns ns µs µs µs tC(XIN) tWH(XIN) VCC = 5 V XIN input tWL(XIN) Figure 5.8 XIN Input and XCIN Input Timing Diagram when VCC = 5 V Table 5.20 Symbol TRAIO Input Parameter Standard Min. Max. 100 — 40 — 40 — Unit ns ns ns tc(TRAIO) TRAIO input cycle time tWH(TRAIO) TRAIO input “H” width tWL(TRAIO) TRAIO input “L” width tC(TRAIO) tWH(TRAIO) VCC = 5 V TRAIO input tWL(TRAIO) Figure 5.9 TRAIO Input Timing Diagram when VCC = 5 V Table 5.21 Symbol tc(TRFI) tWH(TRFI) tWL(TRFI) TRFI Input Parameter Standard Min. Max. (1) — 400 200 (2) Unit ns ns ns TRFI input cycle time TRFI input “H” width TRFI input “L” width — — 200 (2) Notes: 1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency × 3) or above. 2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency × 1.5) or above. tc(TRFI) tWH(TRFI) TRFI input tWL(TRFI) VCC = 5 V Figure 5.10 TRFI Input Timing Diagram when VCC = 5 V REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 44 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 5. Electrical Characteristics Table 5.22 Symbol tc(CK) tW(CKH) tW(CKL) td(C-Q) th(C-Q) tsu(D-C) th(C-D) i = 0 to 2 Serial Interface Parameter Standard Min. Max. 200 — 100 — 100 — — 70 0 — 50 — 90 — Unit ns ns ns ns ns ns ns CLKi input cycle time CLKi input “H” width CLKi input “L” width TXDi output delay time TXDi hold time RXDi input setup time RXDi input hold time tC(CK) tW(CKH) VCC = 5 V CLKi tW(CKL) th(C-Q) TXDi td(C-Q) tsu(D-C) th(C-D) RXDi i = 0 to 2 Figure 5.11 Serial Interface Timing Diagram when VCC = 5 V Table 5.23 Symbol tW(INH) tW(INL) External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt KIi (i = 0 to 3) Parameter Standard Min. Max. — 250 (1) 250 (2) — Unit ns ns INTi input “H” width, KIi input “H” width INTi input “L” width, KIi input “L” width Notes: 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater. 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater. INTi input (i = 0 to 4) VCC = 5 V tW(INL) KIi input (i = 0 to 3) tW(INH) Figure 5.12 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt KIi when VCC = 5 V REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 45 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 5. Electrical Characteristics Table 5.24 Symbol VOH VOL VT+-VT- Electrical Characteristics (3) [2.7 V ≤ VCC < 4.2 V] Parameter Condition Drive capacity High Drive capacity Low Drive capacity High Drive capacity Low VCC = 3.0 V Min. IOH = −5 mA VCC − 0.5 IOH = −1 mA VCC − 0.5 IOL = 5 mA — IOL = 1 mA — 0.1 Standard Typ. — — — — 0.4 Max. VCC VCC 0.5 0.5 — Unit V V V V V Output “H” voltage Output “L” voltage Hysteresis INT0, INT1, INT2, INT3, INT4, KI0, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1, TRDIOB1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, TRFI, TRGIOA, TRGIOB, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET VCC = 3.0 V VI = 3 V, VCC = 3.0 V VI = 0 V, VCC = 3.0 V VI = 0 V, VCC = 3.0 V 0.1 — — 42 — — 0.5 — — 84 0.3 8 — — 4.0 −4.0 168 — — — V µA µA kΩ MΩ IIH IIL RPULLUP RfXIN RfXCIN VRAM Input “H” current Input “L” current Pull-up resistance Feedback resistance Feedback resistance RAM hold voltage XIN XCIN During stop mode MΩ V 1.8 Note: 1. 2.7 V ≤ VCC < 4.2 V, Topr = −20 to 85°C (N version), and f(XIN) = 10 MHz, unless otherwise specified. REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 46 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 5. Electrical Characteristics Table 5.25 Electrical Characteristics (4) [2.7 V ≤ VCC < 3.3 V] (Topr = −20 to 85°C (N version), unless otherwise specified.) Parameter Condition XIN = 10 MHz (square wave) Low-speed on-chip oscillator on = 125 kHz No division XIN = 10 MHz (square wave) Low-speed on-chip oscillator on = 125 kHz Divide-by-8 Symbol ICC Power supply current High-speed (VCC = 2.7 to 3.3 V) clock mode Single-chip mode, output pins are open, other pins are VSS Min. — Standard Typ. Max. 3.5 10 Unit mA — 1.5 7.5 mA µA XIN clock off Low-speed Low-speed on-chip oscillator on = 125 kHz on-chip oscillator mode Divide-by-8, FMR27 = 1, VCA20 = 0 — 90 390 Low-speed clock mode XIN clock off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0 XIN clock off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0 — 80 400 µA — 40 — µA Wait mode XIN clock off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 XIN clock off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 XIN clock off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 — 15 90 µA — 4 80 µA — 4 — µA Stop mode XIN clock off, Topr = 25°C Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 XIN clock off, Topr = 85°C Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 — 2 5 µA — 5 — µA REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 47 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group Timing requirements Table 5.26 Symbol tc(XIN) tWH(XIN) tWL(XIN) tc(XCIN) tWH(XCIN) tWL(XCIN) XIN input cycle time XIN input “H” width XIN input “L” width XCIN input cycle time XCIN input “H” width XCIN input “L” width 5. Electrical Characteristics (Unless Otherwise Specified: VCC = 3 V, VSS = 0 V, Topr = 25°C) XIN Input, XCIN Input Parameter Standard Min. Max. 50 — 24 — 24 — 14 — 7 — 7 — Unit ns ns ns µs µs µs tC(XIN) tWH(XIN) VCC = 3 V XIN input tWL(XIN) Figure 5.13 XIN Input and XCIN Input Timing Diagram when VCC = 3 V Table 5.27 Symbol TRAIO Input Parameter Standard Min. Max. 300 — 120 — 120 — Unit ns ns ns tc(TRAIO) TRAIO input cycle time tWH(TRAIO) TRAIO input “H” width tWL(TRAIO) TRAIO input “L” width tC(TRAIO) tWH(TRAIO) VCC = 3 V TRAIO input tWL(TRAIO) Figure 5.14 TRAIO Input Timing Diagram when VCC = 3 V Table 5.28 Symbol tc(TRFI) tWH(TRFI) tWL(TRFI) TRFI Input Parameter Standard Min. Max. — 1,200 (1) 600 600 (2) (2) Unit ns ns ns TRFI input cycle time TRFI input “H” width TRFI input “L” width — — Notes: 1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency × 3) or above. 2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency × 1.5) or above. tc(TRFI) tWH(TRFI) TRFI input tWL(TRFI) VCC = 3 V Figure 5.15 TRFI Input Timing Diagram when VCC = 3 V REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 48 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 5. Electrical Characteristics Table 5.29 Symbol tc(CK) tW(CKH) tW(CKL) td(C-Q) th(C-Q) tsu(D-C) th(C-D) i = 0 to 2 Serial Interface Parameter Standard Min. Max. 300 — 150 — 150 — — 80 0 — 70 — 90 — Unit ns ns ns ns ns ns ns CLKi input cycle time CLKi input “H” width CLKi Input “L” width TXDi output delay time TXDi hold time RXDi input setup time RXDi input hold time tC(CK) tW(CKH) VCC = 3 V CLKi tW(CKL) th(C-Q) TXDi td(C-Q) tsu(D-C) th(C-D) RXDi i = 0 to 2 Figure 5.16 Serial Interface Timing Diagram when VCC = 3 V Table 5.30 Symbol tW(INH) tW(INL) External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt KIi (i = 0 to 3) Parameter Standard Min. Max. — 380 (1) 380 (2) — Unit ns ns INTi input “H” width, KIi input “H” width INTi input “L” width, KIi input “L” width Notes: 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater. 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater. INTi input (i = 0 to 4) KIi input (i = 0 to 3) VCC = 3 V tW(INL) tW(INH) Figure 5.17 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt KIi when VCC = 3 V REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 49 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 5. Electrical Characteristics Table 5.31 Symbol VOH VOL VT+-VT- Electrical Characteristics (5) [1.8 V ≤ VCC < 2.7 V] Parameter Condition Drive capacity High Drive capacity Low Drive capacity High Drive capacity Low NT0, INT1, INT2, INT3, INT4, KI0, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1, TRDIOB1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, TRFI, TRGIOA, TRGIOB, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET Min. IOH = −2 mA VCC − 0.5 IOH = −1 mA VCC − 0.5 IOL = 2 mA — IOL = 1 mA — 0.05 Standard Typ. — — — — 0.20 Max. VCC VCC 0.5 0.5 — Unit V V V V V Output “H” voltage Output “L” voltage Hysteresis 0.05 VI = 2.2 V, VCC = 2.2 V VI = 0 V, VCC = 2.2 V VI = 0 V, VCC = 2.2 V — — 70 — — During stop mode 1.8 0.20 — — 140 0.3 8 — — 4.0 −4.0 300 — — — V µA µA kΩ MΩ IIH IIL RPULLUP RfXIN RfXCIN VRAM Input “H” current Input “L” current Pull-up resistance Feedback resistance Feedback resistance RAM hold voltage XIN XCIN MΩ V Note: 1. 1.8 V ≤ VCC < 2.7 V, Topr = −20 to 85°C (N version), and f(XIN) = 5 MHz, unless otherwise specified. REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 50 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 5. Electrical Characteristics Table 5.32 Electrical Characteristics (6) [1.8 V ≤ VCC < 2.7 V] (Topr = −20 to 85°C (N version), unless otherwise specified.) Parameter Condition XIN = 5 MHz (square wave) Low-speed on-chip oscillator on = 125 kHz No division XIN = 5 MHz (square wave) Low-speed on-chip oscillator on = 125 kHz Divide-by-8 Symbol ICC Power supply current High-speed (VCC = 1.8 to 2.7 V) clock mode Single-chip mode, output pins are open, other pins are VSS Min. — Standard Typ. Max. 2.2 — Unit mA — 0.8 — mA µA XIN clock off Low-speed Low-speed on-chip oscillator on = 125 kHz on-chip oscillator mode Divide-by-8, FMR27 = 1, VCA20 = 0 — 90 300 Low-speed clock mode XIN clock off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0 XIN clock off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0 — 80 350 µA — 40 — µA Wait mode XIN clock off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 XIN clock off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 XIN clock off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1 — 15 90 µA — 4 80 µA — 4 — µA Stop mode XIN clock off, Topr = 25°C Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 XIN clock off, Topr = 85°C Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 — 2 5 µA — 15 — µA REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 51 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group Timing requirements Table 5.33 Symbol tc(XIN) tWH(XIN) tWL(XIN) tc(XCIN) tWH(XCIN) tWL(XCIN) XIN input cycle time XIN input “H” width XIN input “L” width XCIN input cycle time XCIN input “H” width XCIN input “L” width 5. Electrical Characteristics (Unless Otherwise Specified: VCC = 2.2 V, VSS = 0 V, Topr = 25°C) XIN Input, XCIN Input Parameter Standard Min. Max. 200 — 90 — 90 — 14 — 7 — 7 — Unit ns ns ns µs µs µs tC(XIN) tWH(XIN) VCC = 2.2 V XIN input tWL(XIN) Figure 5.18 XIN Input and XCIN Input Timing Diagram when VCC = 2.2 V Table 5.34 Symbol TRAIO Input Parameter Standard Min. Max. 500 — 200 — 200 — Unit ns ns ns tc(TRAIO) TRAIO input cycle time tWH(TRAIO) TRAIO input “H” width tWL(TRAIO) TRAIO input “L” width tC(TRAIO) tWH(TRAIO) VCC = 2.2 V TRAIO input tWL(TRAIO) Figure 5.19 TRAIO Input Timing Diagram when VCC = 2.2 V Table 5.35 Symbol tc(TRFI) tWH(TRFI) tWL(TRFI) TRFI Input Parameter Standard Min. Max. — 2,000 (1) 1,000 1,000 (2) (2) Unit ns ns ns TRFI input cycle time TRFI input “H” width TRFI input “L” width — — Notes: 1. When using timer RF input capture mode, adjust the cycle time to (1/timer RF count source frequency × 3) or above. 2. When using timer RF input capture mode, adjust the pulse width to (1/timer RF count source frequency × 1.5) or above. tc(TRFI) tWH(TRFI) TRFI input tWL(TRFI) VCC = 2.2 V Figure 5.20 TRFI Input Timing Diagram when VCC = 2.2 V REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 52 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group 5. Electrical Characteristics Table 5.36 Symbol tc(CK) tW(CKH) tW(CKL) td(C-Q) th(C-Q) tsu(D-C) th(C-D) i = 0 to 2 Serial Interface Parameter Standard Min. Max. 800 — 400 — 400 — — 200 0 — 150 — 90 — Unit ns ns ns ns ns ns ns CLKi input cycle time CLKi input “H” width CLKi input “L” width TXDi output delay time TXDi hold time RXDi input setup time RXDi input hold time tC(CK) tW(CKH) VCC = 2.2 V CLKi tW(CKL) th(C-Q) TXDi td(C-Q) tsu(D-C) th(C-D) RXDi i = 0 to 2 Figure 5.21 Serial Interface Timing Diagram when VCC = 2.2 V Table 5.37 Symbol tW(INH) tW(INL) External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt KIi (i = 0 to 3) Parameter Standard Min. Max. — 1,000 (1) 1,000 (2) — Unit ns ns INTi input “H” width, KIi input “H” width INTi input “L” width, KIi input “L” width Notes: 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater. 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater. INTi input (i = 0 to 4) KIi input (i = 0 to 3) VCC = 2.2 V tW(INL) tW(INH) Figure 5.22 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt KIi when VCC = 2.2 V REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 53 of 55 Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group Package Dimensions Package Dimensions Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Technology website. JEITA Package Code P-LQFP64-10x10-0.50 RENESAS Code PLQP0064KB-A Previous Code 64P6Q-A / FP-64K / FP-64KV MASS[Typ.] 0.3g HD *1 48 D 33 NOTE) 1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET. bp b1 49 32 HE E Reference Symbol *2 c1 Dimension in Millimeters c 64 1 Index mark ZD 16 ZE 17 Terminal cross section F D E A2 HD HE A A1 bp b1 c c1 e x y ZD ZE L L1 e *3 A1 y bp x L L1 Detail F Min Nom Max 9.9 10.0 10.1 9.9 10.0 10.1 1.4 11.8 12.0 12.2 11.8 12.0 12.2 1.7 0.05 0.1 0.15 0.15 0.20 0.25 0.18 0.09 0.145 0.20 0.125 0° 8° 0.5 0.08 0.08 1.25 1.25 0.35 0.5 0.65 1.0 A2 REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 54 of 55 A c Under development Preliminary specification Specifications in this manual are tentative and subject to change. R8C/36A Group Package Dimensions JEITA Package Code P-LQFP64-14x14-0.80 RENESAS Code PLQP0064GA-A Previous Code 64P6U-A MASS[Typ.] 0.7g HD *1 D 48 33 NOTE) 1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET. 49 32 bp b1 c1 HE E c Reference Symbol *2 Dimension in Millimeters Terminal cross section 64 17 1 ZD Index mark 16 F L L1 D E A2 HD HE A A1 bp b1 c c1 e x y ZD ZE L L1 y e *3 bp x Detail F Min Nom Max 13.9 14.0 14.1 13.9 14.0 14.1 1.4 15.8 16.0 16.2 15.8 16.0 16.2 1.7 0.1 0.2 0 0.32 0.37 0.42 0.35 0.09 0.145 0.20 0.125 0° 8° 0.8 0.20 0.10 1.0 1.0 0.3 0.5 0.7 1.0 ZE A A2 REJ03B0265-0110 Rev.1.10 Sep 28, 2009 Page 55 of 55 A1 c REVISION HISTORY Rev. 0.10 1.00 Date Jun 29, 2009 R8C/36A Group Datasheet Description Page — 3 10 28 29 33, 34 35, 36 First Edition issued Table 1.2 revised Table 1.6 Note 2 deleted Table 5.1 revised Summary Sep 10, 2009 All pages “Preliminary” “Under development” deleted Table 5.2 revised, Note 3 deleted Table 5.7, Table 5.8 revised Table 5.9, Table 5.10, Table 5.11, Table 5.12 revised 43, 47, 51 Table 5.17, Table 5.24, Table 5.31 revised 44, 48, 52 Table 5.18, Table 5.25, Table 5.32 revised 45, 49, 53 Table 5.21, Table 5.28, Table 5.35 revised 46 50, 54 1.10 Table 5.22 revised, Table 5.23 INT0 → INTi Table 5.30, Table 5.37 INT0 → INTi Sep 28, 2009 All pages “Preliminary” “Under development” added “D version” deleted 4 Table 1.3 “(D)” added All trademarks and registered trademarks are the property of their respective owners. C-1 Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes: 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document. 2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples. 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations. 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com ) 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document. 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products. 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above. 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below: (1) artificial life support devices or systems (2) surgical implantations (3) healthcare intervention (e.g., excision, administration of medication, etc.) (4) any other purposes that pose a direct threat to human life Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications. 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges. 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you. 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment. 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas. 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries. RENESAS SALES OFFICES Refer to "http://www.renesas.com/en/network" for the latest and detailed information. Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: (408) 382-7500, Fax: (408) 382-7501 Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: (1628) 585-100, Fax: (1628) 585-900 Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: (21) 5877-1818, Fax: (21) 6887-7858/7898 Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: 2265-6688, Fax: 2377-3473 Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: (2) 2715-2888, Fax: (2) 3518-3399 Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: 6213-0200, Fax: 6278-8001 Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: (2) 796-3115, Fax: (2) 796-2145 http://www.renesas.com Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: 7955-9390, Fax: 7955-9510 © 2009. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .7.2