R5F2L357CNFP

R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group RENESAS MCU REJ03B0293-0100 Rev.1.00 Jun 25, 2010 1. 1.1 Overview Features The R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, and R8C/L3AC Group of single-chip MCUs incorporate the R8C CPU core, which implements a powerful instruction set for a high level of efficiency and supports a 1 Mbyte address space, allowing execution of instructions at high speed. In addition, the CPU core integrates a multiplier for high-speed operation processing. Power consumption is low, and the supported operating modes allow additional power control. These MCUs are designed to maximize EMI/EMS performance. Integration of many peripheral functions, including multifunction timer and serial interface, helps reduce the number of system components. These groups have data flash (1 KB × 4 blocks) with the background operation (BGO) function. 1.1.1 Applications Household appliances, office equipment, audio equipment, consumer products, etc. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 1 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 1. Overview 1.1.2 Differences between Groups Table 1.1 lists the Differences between Groups, Table 1.2 lists the Programmable I/O Ports Provided for Each Group, and Table 1.3 lists the LCD Display Function Pins Provided for Each Group. Figures 1.9 to 1.13 show the Pin Assignment for Each Group, and Tables 1.7 to 1.10 list Product Information. The explanations in the chapters which follow apply to the R8C/L3AC Group only. Note the differences shown below. Table 1.1 Item I/O Ports Interrupts Timers Differences between Groups Function Programmable I/O ports High current drive ports INT interrupt pins Key input interrupt pins Timer RA pins (I/O: 1, output: 1) Timer RB pin (output: 1) Timer RD pin (I/O: 8) Timer RE pin (output: 1) Timer RG pin (I/O: 2, output: 2) R8C/L35C Group 41 pins 5 pins 5 pins 4 pins 1 pin (I/O pin only) None None None None 10 pins 3 pins (VL1, VL2, VL4) Max. 4 pins Max. 24 pins 52-pin LQFP R8C/L36C Group 52 pins 8 pins 8 pins 4 pins 2 pins 1 pin None 1 pin None 10 pins 4 pins (VL1 to VL4) Max. 8 pins Max. 32 pins 64-pin LQFP R8C/L38C Group 68 pins 8 pins 8 pins 8 pins 2 pins 1 pin 8 pins 1 pin None 16 pins 4 pins (VL1 to VL4) Max. 8 pins Max. 48 pins 80-pin LQFP R8C/L3AC Group 88 pins 16 pins 8 pins 8 pins 2 pins 1 pin 8 pins 1 pin 4 pins 20 pins 4 pins (VL1 to VL4) Max. 8 pins Max. 56 pins 100-pin LQFP/ 100-pin QFP A/D Converter LCD Drive Control Circuit Analog input pin LCD power supply Common output pins Segment output pins Packages Note: 1. I/O ports are shared with I/O functions, such as interrupts or timers. Refer to Tables 1.11 to 1.13, Pin Name Information by Pin Number, for details. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 2 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 1. Overview Table 1.2 Programmable I/O Port P0 P1 P2 P3 P4 P5 P6 P7 P10 P11 P12 P13 Programmable I/O Ports Provided for Each Group R8C/L35C Group Total: 41 I/O pins bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 bit 7 R8C/L36C Group Total: 52 I/O pins bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 bit 7 R8C/L38C Group Total: 68 I/O pins bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 bit 7 R8C/L3AC Group Total: 88 I/O pins bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − Notes: 1. The symbol “ ” indicates a programmable I/O port. 2. The symbol “-” indicates the settings should be made as follows: - Set 1 to the corresponding PDi (i = 0 to 7 and 10 to 13) register. When read, the content is 1. - Set 0 to the corresponding Pi (i = 0 to 7 and 10 to 13) register. When read, the content is 0. - Set 0 to the corresponding P10DRR or P11DRR register. When read, the content is 0. Table 1.3 Shared I/O Port P0 P1 P2 P3 P4 P5 P6 P7 P12 − − − − LCD Display Function Pins Provided for Each Group L36C Group Common output: Max. 8 Segment output: Max. 32 L38C Group Common output: Max. 8 Segment output: Max. 48 L3AC Group Common output: Max. 8 Segment output: Max. 56 L35C Group Common output: Max. 4 Segment output: Max. 24 SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 − − − − − − − − − − − − − − − − − − − − − − − − − − − − SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG 11 10 9 8 15 14 13 12 11 10 9 8 SEG SEG SEG SEG 23 22 21 20 − − − − SEG SEG SEG SEG 23 22 21 20 SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG 23 22 21 20 19 18 17 16 23 22 21 20 19 18 17 16 SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG 27 26 25 24 31 30 29 28 27 26 25 24 31 30 29 28 27 26 25 24 31 30 29 28 27 26 25 24 SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG 39 38 37 36 35 34 33 32 39 38 37 36 35 34 33 32 39 38 37 36 35 34 33 32 39 38 37 36 35 34 33 32 − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − − SEG SEG SEG SEG 43 42 41 40 SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG 51 50 49 48 47 46 45 44 51 50 49 48 47 46 45 44 COM COM COM COM 0 1 2 3 − − − − COM COM COM COM SEG SEG SEG SEG COM COM COM COM SEG SEG SEG SEG COM COM COM COM SEG SEG SEG SEG 0 1 2 3 55 54 53 52 0 1 2 3 55 54 53 52 0 1 2 3 55 54 53 52 − − − − CL2 CL1 − − − − − − CL2 CL1 − − − − − − CL2 CL1 − − CL2 CL1 VL1 VL2 − VL4 VL1 VL2 VL3 VL4 VL1 VL2 VL3 VL4 VL1 VL2 VL3 VL4 Notes: 1. The symbol “−”indicates there is no LCD display function. Select the I/O port function with registers LSE1 to LSE7 for these pins. 2. SEG52 to SEG55 can be used as COM7 to COM4. The R8C/L35C Group does not have pins SEG52 to SEG55, so 1/8 duty cannot be selected. 3. The R8C/L35C Group does not have the VL3 pin, so 1/4 bias cannot be selected. When the internal voltage multiplier is used, 1/2 bias cannot also be selected. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 3 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 1. Overview 1.1.3 Table 1.4 Item CPU Specifications Specifications (1) Function Central processing unit Specification R8C CPU core • Number of fundamental instructions: 89 • Minimum instruction execution time: 50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V) 200 ns (f(XIN) = 5 MHz, VCC = 1.8 to 5.5 V) • Multiplier: 16 bits × 16 bits → 32 bits • Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits • Operating mode: Single-chip mode (address space: 1 Mbyte) Refer to Tables 1.7 to 1.10 Product Lists. • Power-on reset • Voltage detection 3 (detection level of voltage detection 0 and voltage detection 1 selectable) • CMOS I/O ports: 41, selectable pull-up resistor • High current drive ports: 5 • CMOS I/O ports: 52, selectable pull-up resistor • High current drive ports: 8 • CMOS I/O ports: 68, selectable pull-up resistor • High current drive ports: 8 • CMOS I/O ports: 88, selectable pull-up resistor • High current drive ports: 16 4 circuits: XIN clock oscillation circuit XCIN clock oscillation circuit (32 kHz) High-speed on-chip oscillator (with frequency adjustment function) Low-speed on-chip oscillator • Oscillation stop detection: XIN clock oscillation stop detection function • Frequency divider circuit: Division ratio selectable from 1, 2, 4, 8, and 16 • Low-power-consumption modes: Standard operating mode (high-speed clock, low-speed clock, highspeed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode, power-off mode Real-time clock (timer RE) • Number of interrupt vectors: 69 • External Interrupt: 9 (INT × 5, key input × 4) • Priority levels: 7 levels • Number of interrupt vectors: 69 • External Interrupt: 12 (INT × 8, key input × 4) • Priority levels: 7 levels • Number of interrupt vectors: 69 • External Interrupt: 16 (INT × 8, key input × 8) • Priority levels: 7 levels • Number of interrupt vectors: 69 • External Interrupt: 16 (INT × 8, key input × 8) • Priority levels: 7 levels • 14 bits × 1 (with prescaler) • Selectable reset start function • Selectable low-speed on-chip oscillator for watchdog timer • 1 channel • Activation sources: 38 • Transfer modes: 2 (normal mode, repeat mode) Tables 1.4 to 1.6 list the Specifications. Memory Power Supply Voltage Detection I/O Ports Programmable R8C/L35C Group I/O ports R8C/L36C Group R8C/L38C Group R8C/L3AC Group Clock Clock generation circuits ROM/RAM Data flash Voltage detection circuit Interrupts R8C/L35C Group R8C/L36C Group R8C/L38C Group R8C/L3AC Group Watchdog Timer DTC (Data Transfer Controller) REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 4 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 1. Overview Table 1.5 Item Timer Specifications (2) Function Timer RA Specification 8 bits × 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode 8 bits × 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait oneshot generation mode 16 bits × 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output: 3 pins), PWM2 mode (PWM output: 1 pin) 16 bits × 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output: 6 pins), reset synchronous PWM mode (three-phase waveform output: 6 pins, sawtooth wave modulation), complementary PWM mode (three-phase waveform output: 6 pins, triangular wave modulation), PWM3 mode (PWM output with fixed period: 2 pins) 8 bits × 1 Real-time clock mode (counting of seconds, minutes, hours, days of week), output compare mode 16 bits × 1 Phase-counting mode, timer mode (output compare function, input capture function), PWM mode (output: 1 pin) Clock synchronous serial I/O/UART × 2 channels Clock synchronous serial I/O/UART, I2C mode (I2C-bus), multiprocessor communication function 1 (shared with I2C-bus) Timer RB Timer RC Timer RD Timer RE Timer RG Serial Interface UART0, UART1 UART2 Synchronous Serial Communication Unit (SSU) I2C bus LIN Module A/D R8C/L35C Group Converter R8C/L36C Group 1 (shared with SSU) Hardware LIN: 1 channel (timer RA, UART0 used) 10-bit resolution × 10 channels, including sample and hold function, with sweep mode 10-bit resolution × 10 channels, including sample and hold function, with sweep mode R8C/L38C Group 10-bit resolution × 16 channels, including sample and hold function, with sweep mode R8C/L3AC Group 10-bit resolution × 20 channels, including sample and hold function, with sweep mode D/A Converter 8-bit resolution × 2 circuits Comparator B 2 circuits R8C/L35C Group Common output: Max. 4 pins Bias: 1/2, 1/3 LCD Drive Segment output: Max. 24 pins Duty: static, 1/2, 1/3, 1/4 Control R8C/L36C Group Common output: Max. 8 pins Circuit Segment output: Max. 32 pins (1) R8C/L38C Group Common output: Max. 8 pins Bias: 1/2, 1/3, 1/4 Duty: static, 1/2, 1/3, 1/4, 1/8 Segment output: Max. 48 pins (1) R8C/L3AC Group Common output: Max. 8 pins Segment output: Max. 56 pins (1) Voltage multiplier and dedicated regulator integrated Note: 1. This applies when four pins are selected for common output. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 5 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group Table 1.6 Flash Memory 1. Overview Specifications (3) Item Specification • Programming and erasure voltage: VCC = 2.7 to 5.5 V • Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM) • Program security: ROM code protect, ID code check • Debug functions: On-chip debug, on-board flash rewrite function • Background operation (BGO) function f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V) Typ. 7 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 3.6 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 3.5 µA (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) Typ. 2 µA (VCC = 3.0 V, stop mode) Typ. 0.02 µA (VCC = 3.0 V, power-off mode) -20 to 85°C (N version) -40 to 85°C (D version) (1) Operating Frequency/ Supply Voltage Current Consumption Operating Ambient Temperature Note: 1. Specify the D version if D version functions are to be used. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 6 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 1. Overview 1.2 Product Lists Tables 1.7 to 1.10 list Product List for Each Group. Figures 1.1 to 1.4 show the Correspondence of Part No., with Memory Size and Package for Each Group. Table 1.7 Product List for R8C/L35C Group Internal ROM Capacity Program ROM Data Flash 48 Kbytes 1 Kbyte × 4 64 Kbytes 1 Kbyte × 4 96 Kbytes 1 Kbyte × 4 128 Kbytes 1 Kbyte × 4 48 Kbytes 1 Kbyte × 4 64 Kbytes 1 Kbyte × 4 96 Kbytes 1 Kbyte × 4 128 Kbytes 1 Kbyte × 4 Internal RAM Capacity 6 Kbytes 8 Kbytes 10 Kbytes 10 Kbytes 6 Kbytes 8 Kbytes 10 Kbytes 10 Kbytes Current of Jun 2010 Package Type PLQP0052JA-A PLQP0052JA-A PLQP0052JA-A PLQP0052JA-A PLQP0052JA-A PLQP0052JA-A PLQP0052JA-A PLQP0052JA-A Remarks N Version Part No. R5F2L357CNFP R5F2L358CNFP R5F2L35ACNFP R5F2L35CCNFP R5F2L357CDFP R5F2L358CDFP R5F2L35ACDFP R5F2L35CCDFP D Version Part No. R 5 F 2L 35 C C N FP Package type: FP: LQFP (0.65 mm pin pitch) Classification N: Operating ambient temperature -20°C to 85°C D: Operating ambient temperature -40°C to 85°C ROM capacity 7: 48 KB 8: 64 KB A: 96 KB C: 128 KB R8C/L35C Group R8C/Lx Series Memory type F: Flash memory Renesas MCU Renesas semiconductor Figure 1.1 Correspondence of Part No., with Memory Size and Package of R8C/L35C Group REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 7 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 1. Overview Table 1.8 Product List for R8C/L36C Group Internal ROM Capacity Program ROM Data Flash 48 Kbytes 1 Kbyte × 4 48 Kbytes 1 Kbyte × 4 64 Kbytes 1 Kbyte × 4 64 Kbytes 1 Kbyte × 4 96 Kbytes 1 Kbyte × 4 96 Kbytes 1 Kbyte × 4 128 Kbytes 1 Kbyte × 4 128 Kbytes 1 Kbyte × 4 48 Kbytes 1 Kbyte × 4 48 Kbytes 1 Kbyte × 4 64 Kbytes 1 Kbyte × 4 64 Kbytes 1 Kbyte × 4 96 Kbytes 1 Kbyte × 4 96 Kbytes 1 Kbyte × 4 128 Kbytes 1 Kbyte × 4 128 Kbytes 1 Kbyte × 4 Internal RAM Capacity 6 Kbytes 6 Kbytes 8 Kbytes 8 Kbytes 10 Kbytes 10 Kbytes 10 Kbytes 10 Kbytes 6 Kbytes 6 Kbytes 8 Kbytes 8 Kbytes 10 Kbytes 10 Kbytes 10 Kbytes 10 Kbytes Current of Jun 2010 Package Type PLQP0064KB-A PLQP0064GA-A PLQP0064KB-A PLQP0064GA-A PLQP0064KB-A PLQP0064GA-A PLQP0064KB-A PLQP0064GA-A PLQP0064KB-A PLQP0064GA-A PLQP0064KB-A PLQP0064GA-A PLQP0064KB-A PLQP0064GA-A PLQP0064KB-A PLQP0064GA-A Remarks N Version Part No. R5F2L367CNFP R5F2L367CNFA R5F2L368CNFP R5F2L368CNFA R5F2L36ACNFP R5F2L36ACNFA R5F2L36CCNFP R5F2L36CCNFA R5F2L367CDFP R5F2L367CDFA R5F2L368CDFP R5F2L368CDFA R5F2L36ACDFP R5F2L36ACDFA R5F2L36CCDFP R5F2L36CCDFA D Version Part No. R 5 F 2L 36 C C N FP Package type: FP: LQFP (0.50 mm pin pitch) FA: LQFP (0.80 mm pin pitch) Classification N: Operating ambient temperature -20°C to 85°C D: Operating ambient temperature -40°C to 85°C ROM capacity 7: 48 KB 8: 64 KB A: 96 KB C: 128 KB R8C/L36C Group R8C/Lx Series Memory type F: Flash memory Renesas MCU Renesas semiconductor Figure 1.2 Correspondence of Part No., with Memory Size and Package of R8C/L36C Group REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 8 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 1. Overview Table 1.9 Product List for R8C/L38C Group Internal ROM Capacity Program ROM Data Flash 48 Kbytes 1 Kbyte × 4 48 Kbytes 1 Kbyte × 4 64 Kbytes 1 Kbyte × 4 64 Kbytes 1 Kbyte × 4 96 Kbytes 1 Kbyte × 4 96 Kbytes 1 Kbyte × 4 128 Kbytes 1 Kbyte × 4 128 Kbytes 1 Kbyte × 4 48 Kbytes 1 Kbyte × 4 48 Kbytes 1 Kbyte × 4 64 Kbytes 1 Kbyte × 4 64 Kbytes 1 Kbyte × 4 96 Kbytes 1 Kbyte × 4 96 Kbytes 1 Kbyte × 4 128 Kbytes 1 Kbyte × 4 128 Kbytes 1 Kbyte × 4 Internal RAM Capacity 6 Kbytes 6 Kbytes 8 Kbytes 8 Kbytes 10 Kbytes 10 Kbytes 10 Kbytes 10 Kbytes 6 Kbytes 6 Kbytes 8 Kbytes 8 Kbytes 10 Kbytes 10 Kbytes 10 Kbytes 10 Kbytes Current of Jun 2010 Package Type PLQP0080KB-A PLQP0080JA-A PLQP0080KB-A PLQP0080JA-A PLQP0080KB-A PLQP0080JA-A PLQP0080KB-A PLQP0080JA-A PLQP0080KB-A PLQP0080JA-A PLQP0080KB-A PLQP0080JA-A PLQP0080KB-A PLQP0080JA-A PLQP0080KB-A PLQP0080JA-A Remarks N Version Part No. R5F2L387CNFP R5F2L387CNFA R5F2L388CNFP R5F2L388CNFA R5F2L38ACNFP R5F2L38ACNFA R5F2L38CCNFP R5F2L38CCNFA R5F2L387CDFP R5F2L387CDFA R5F2L388CDFP R5F2L388CDFA R5F2L38ACDFP R5F2L38ACDFA R5F2L38CCDFP R5F2L38CCDFA D Version Part No. R 5 F 2L 38 C C N FP Package type: FP: LQFP (0.50 mm pin pitch) FA: LQFP (0.65 mm pin pitch) Classification N: Operating ambient temperature -20°C to 85°C D: Operating ambient temperature -40°C to 85°C ROM capacity 7: 48 KB 8: 64 KB A: 96 KB C: 128 KB R8C/L38C Group R8C/Lx Series Memory type F: Flash memory Renesas MCU Renesas semiconductor Figure 1.3 Correspondence of Part No., with Memory Size and Package of R8C/L38C Group REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 9 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 1. Overview Table 1.10 Product List for R8C/L3AC Group Internal ROM Capacity Program ROM Data Flash 48 Kbytes 1 Kbyte × 4 48 Kbytes 1 Kbyte × 4 64 Kbytes 1 Kbyte × 4 64 Kbytes 1 Kbyte × 4 96 Kbytes 1 Kbyte × 4 96 Kbytes 1 Kbyte × 4 128 Kbytes 1 Kbyte × 4 128 Kbytes 1 Kbyte × 4 48 Kbytes 1 Kbyte × 4 48 Kbytes 1 Kbyte × 4 64 Kbytes 1 Kbyte × 4 64 Kbytes 1 Kbyte × 4 96 Kbytes 1 Kbyte × 4 96 Kbytes 1 Kbyte × 4 128 Kbytes 1 Kbyte × 4 128 Kbytes 1 Kbyte × 4 Internal RAM Capacity 6 Kbytes 6 Kbytes 8 Kbytes 8 Kbytes 10 Kbytes 10 Kbytes 10 Kbytes 10 Kbytes 6 Kbytes 6 Kbytes 8 Kbytes 8 Kbytes 10 Kbytes 10 Kbytes 10 Kbytes 10 Kbytes Current of Jun 2010 Package Type PLQP0100KB-A PRQP0100JD-B PLQP0100KB-A PRQP0100JD-B PLQP0100KB-A PRQP0100JD-B PLQP0100KB-A PRQP0100JD-B PLQP0100KB-A PRQP0100JD-B PLQP0100KB-A PRQP0100JD-B PLQP0100KB-A PRQP0100JD-B PLQP0100KB-A PRQP0100JD-B Remarks N Version Part No. R5F2L3A7CNFP R5F2L3A7CNFA R5F2L3A8CNFP R5F2L3A8CNFA R5F2L3AACNFP R5F2L3AACNFA R5F2L3ACCNFP R5F2L3ACCNFA R5F2L3A7CDFP R5F2L3A7CDFA R5F2L3A8CDFP R5F2L3A8CDFA R5F2L3AACDFP R5F2L3AACDFA R5F2L3ACCDFP R5F2L3ACCDFA D Version Part No. R 5 F 2L 3A C C N FP Package type: FP: LQFP (0.50 mm pin pitch) FA: QFP (0.65 mm pin pitch) Classification N: Operating ambient temperature -20°C to 85°C D: Operating ambient temperature -40°C to 85°C ROM capacity 7: 48 KB 8: 64 KB A: 96 KB C: 128 KB R8C/L3AC Group R8C/Lx Series Memory type F: Flash memory Renesas MCU Renesas semiconductor Figure 1.4 Correspondence of Part No., with Memory Size and Package of R8C/L3AC Group REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 10 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 1. Overview 1.3 Block Diagrams Figure 1.5 shows a Block Diagram of R8C/L35C Group. Figure 1.6 shows a Block Diagram of R8C/L36C Group. Figure 1.7 shows a Block Diagram of R8C/L38C Group. Figure 1.8 shows a Block Diagram of R8C/L3AC Group. 8 4 4 8 I/O ports Port P0 Port P2 Port P3 Port P4 Peripheral functions Timers Timer RA (8 bits × 1) Timer RB (8 bits × 1) Timer RC (16 bits × 1) Timer RD (16 bits × 2) Timer RE (8 bits × 1) Timer RG (16 bits × 1) UART or clock synchronous serial I/O (8 bits × 3) I2C bus or SSU (8 bits × 1) System clock generation circuit XIN-XOUT High-speed on-chip oscillator Low-speed on-chip oscillator XCIN-XCOUT Port P7 4 LIN module DTC Port P11 Watchdog timer (14 bits) LCD drive control circuit Common output: Max. 4 pins Segment output: Max. 24 pins 5 Port P12 A/D converter (10 bits × 10 channels) D/A converter (8 bits × 2 channels) Comparator B 4 R8C CPU core R0H R1H R2 R3 A0 A1 FB R0L R1L SB USP ISP INTB PC FLG Memory Port P13 ROM (1) 4 RAM (2) Multiplier Notes: 1. ROM capacity varies with MCU type. 2. RAM capacity varies with MCU type. Figure 1.5 Block Diagram of R8C/L35C Group REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 11 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 1. Overview 8 4 8 8 I/O ports Port P0 Port P2 Port P3 Port P4 Peripheral functions Timers Timer RA (8 bits × 1) Timer RB (8 bits × 1) Timer RC (16 bits × 1) Timer RD (16 bits × 2) Timer RE (8 bits × 1) Timer RG (16 bits × 1) UART or clock synchronous serial I/O (8 bits × 3) I2C bus or SSU (8 bits × 1) System clock generation circuit XIN-XOUT High-speed on-chip oscillator Low-speed on-chip oscillator XCIN-XCOUT Port P7 8 LIN module DTC Port P11 Watchdog timer (14 bits) LCD drive control circuit Common output: Max. 8 pins Segment output: Max. 32 pins 8 Port P12 A/D converter (10 bits × 10 channels) D/A converter (8 bits × 2 channels) Comparator B 4 R8C CPU core R0H R1H R2 R3 A0 A1 FB R0L R1L SB USP ISP INTB PC FLG Memory Port P13 ROM (1) 4 RAM (2) Multiplier Notes: 1. ROM capacity varies with MCU type. 2. RAM capacity varies with MCU type. Figure 1.6 Block Diagram of R8C/L36C Group REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 12 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 1. Overview 8 4 8 8 8 8 I/O ports Port P0 Port P1 Port P2 Port P3 Port P4 Port P6 Peripheral functions Timers Timer RA (8 bits × 1) Timer RB (8 bits × 1) Timer RC (16 bits × 1) Timer RD (16 bits × 2) Timer RE (8 bits × 1) Timer RG (16 bits × 1) UART or clock synchronous serial I/O (8 bits × 3) I2C bus or SSU (8 bits × 1) System clock generation circuit XIN-XOUT High-speed on-chip oscillator Low-speed on-chip oscillator XCIN-XCOUT Port P7 8 LIN module DTC Port P11 Watchdog timer (14 bits) LCD drive control circuit Common output: Max. 8 pins Segment output: Max. 48 pins 8 Port P12 A/D converter (10 bits × 16 channels) D/A converter (8 bits × 2 channels) Comparator B 4 R8C CPU core R0H R1H R2 R3 A0 A1 FB R0L R1L SB USP ISP INTB PC FLG Memory Port P13 ROM (1) 4 RAM (2) Multiplier Notes: 1. ROM capacity varies with MCU type. 2. RAM capacity varies with MCU type. Figure 1.7 Block Diagram of R8C/L38C Group REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 13 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 1. Overview 8 8 8 8 8 4 8 I/O ports Port P0 Port P1 Port P2 Port P3 Port P4 Port P5 Port P6 Peripheral functions Timers Timer RA (8 bits × 1) Timer RB (8 bits × 1) Timer RC (16 bits × 1) Timer RD (16 bits × 2) Timer RE (8 bits × 1) Timer RG (16 bits × 1) UART or clock synchronous serial I/O (8 bits × 3) I2C bus or SSU (8 bits × 1) System clock generation circuit XIN-XOUT High-speed on-chip oscillator Low-speed on-chip oscillator XCIN-XCOUT Port P7 Port P10 8 8 LIN module DTC Port P11 Watchdog timer (14 bits) LCD drive control circuit Common output: Max. 8 pins Segment output: Max. 56 pins 8 Port P12 A/D converter (10 bits × 20 channels) D/A converter (8 bits × 2 channels) Comparator B 4 R8C CPU core R0H R1H R2 R3 A0 A1 FB R0L R1L SB USP ISP INTB PC FLG Memory Port P13 ROM (1) 8 RAM (2) Multiplier Notes: 1. ROM capacity varies with MCU type. 2. RAM capacity varies with MCU type. Figure 1.8 Block Diagram of R8C/L3AC Group REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 14 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 1. Overview 1.4 Pin Assignments Figures 1.9 to 1.13 show Pin Assignments (Top View). Tables 1.11 to 1.13 list the Pin Name Information by Pin Number. P0_5/SEG5/AN9 P0_4/SEG4/AN8 P0_3/SEG3/AN7 P0_2/SEG2/AN6 P0_1/SEG1/AN5 P0_0/SEG0/AN4 VL1 VL2 CL2/P12_3 CL1/P12_2 VL4 P13_3/AN3/CLK0 P13_2/AN2/RXD0 40 41 42 43 44 45 46 47 48 49 50 51 52 P0_6/SEG6 P0_7/SEG7 P2_4/SEG20/KI4 P2_5/SEG21/KI5 P2_6/SEG22/KI6 P2_7/SEG23/KI7 P3_0/SEG24/INT0 P3_1/SEG25/INT1 P3_2/SEG26/INT2 P3_3/SEG27/INT3 P4_0/SEG32/TXD1 P4_1/SEG33/RXD1 P4_2/SEG34/CLK1 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 R8C/L35C Group PLQP0052JA-A (52P6A-A) (top view) 22 21 20 19 18 17 16 15 14 P4_3/SEG35/TRCCLK/TRCTRG P4_4/SEG36/TRCIOA/TRCTRG P4_5/SEG37/TRCIOB P4_6/SEG38/TRCIOC/TRCIOB P4_7/SEG39/TRCIOD/TRCIOB P7_4/COM3 P7_5/COM2 P7_6/COM1 P7_7/COM0 P11_0/SCL/SSCK/(CLK2/INT0)/IVREF1 P11_1/SSI/(RXD2/SCL2/TXD2/SDA2/INT1)/IVCMP1 P11_2/SDA/SSO/(RXD2/SCL2/TXD2/SDA2/INT2)/IVREF3 P11_3/SCS/(CTS2/RTS2/INT3)/IVCMP3 1 2 3 4 5 6 7 8 9 10 11 12 13 Notes: 1. The pin in parentheses can be assigned by a program. 2. Confirm the pin 1 position on the package by referring to the package dimensions. Figure 1.9 Pin Assignment (Top View) of PLQP0052JA-A Package REJ03B0293-0100 Rev.1.00 Jun 25, 2010 P13_1/AN1/DA1/TXD0 P13_0/AN0/DA0 WKUP0 VREF MODE XCIN XCOUT RESET P12_1/XOUT VSS/AVSS P12_0/XIN VCC/AVCC P11_4/TRAIO/(INT4/RXD0) Page 15 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 1. Overview P0_5/SEG5/AN9 P0_4/SEG4/AN8 P0_3/SEG3/AN7 P0_2/SEG2/AN6 P0_1/SEG1/AN5 P0_0/SEG0/AN4 VL1 VL2 VL3 CL2/P12_3 CL1/P12_2 VL4 P13_3/AN3/CLK0 P13_2/AN2/RXD0 P13_1/AN1/DA1/TXD0 P13_0/AN0/DA0 P0_6/SEG6 P0_7/SEG7 P2_4/SEG20/KI4 P2_5/SEG21/KI5 P2_6/SEG22/KI6 P2_7/SEG23/KI7 P3_0/SEG24/INT0 P3_1/SEG25/INT1 P3_2/SEG26/INT2 P3_3/SEG27/INT3 P3_4/SEG28/INT4 P3_5/SEG29/INT5 P3_6/SEG30/INT6 P3_7/SEG31/INT7/ADTRG/TRCTRG P4_0/SEG32/TXD1 P4_1/SEG33/RXD1 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 32 31 30 29 28 R8C/L36C Group PLQP0064KB-A (64P6Q-A) PLQP0064GA-A (64P6U-A) (top view) 27 26 25 24 23 22 21 20 19 18 17 P4_2/SEG34/CLK1 P4_3/SEG35/TRCCLK/TRCTRG P4_4/SEG36/TRCIOA/TRCTRG P4_5/SEG37/TRCIOB P4_6/SEG38/TRCIOC/TRCIOB P4_7/SEG39/TRCIOD/TRCIOB P7_0/SEG52/COM7 P7_1/SEG53/COM6 P7_2/SEG54/COM5 P7_3/SEG55/COM4 P7_4/COM3 P7_5/COM2 P7_6/COM1 P7_7/COM0 P11_0/SCL/SSCK/(CLK2/INT0)/IVREF1 P11_1/SSI/(RXD2/SCL2/TXD2/SDA2/INT1)/IVCMP1 Notes: 1. The pin in parentheses can be assigned by a program. 2. Confirm the pin 1 position on the package by referring to the package dimensions. Figure 1.10 Pin Assignment (Top View) of PLQP0064KB-A and PLQP0064GA-A Packages REJ03B0293-0100 Rev.1.00 Jun 25, 2010 WKUP0 VREF MODE XCIN XCOUT RESET P12_1/XOUT VSS/AVSS P12_0/XIN VCC/AVCC P11_7/TREO/(INT7/ADTRG) P11_6/TRBO/(INT6) P11_5/TRAO/(INT5) P11_4/TRAIO/(INT4/RXD0) P11_3/SCS/(CTS2/RTS2/INT3)/IVCMP3 P11_2/SDA/SSO/(RXD2/SCL2/TXD2/SDA2/INT2)/IVREF3 Page 16 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 1. Overview P2_0/SEG16/KI0 P1_3/SEG11/AN15 P1_2/SEG10/AN14 P1_1/SEG9/AN13 P1_0/SEG8/AN12 P0_7/SEG7/AN11 P0_6/SEG6/AN10 P0_5/SEG5/AN9 P0_4/SEG4/AN8 P0_3/SEG3/AN7 P0_2/SEG2/AN6 P0_1/SEG1/AN5 P0_0/SEG0/AN4 VL1 VL2 VL3 CL2/P12_3 CL1/P12_2 VL4 P13_3/AN3/CLK0 P2_1/SEG17/KI1 P2_2/SEG18/KI2 P2_3/SEG19/KI3 P2_4/SEG20/KI4 P2_5/SEG21/KI5 P2_6/SEG22/KI6 P2_7/SEG23/KI7 P3_0/SEG24/INT0 P3_1/SEG25/INT1 P3_2/SEG26/INT2 P3_3/SEG27/INT3 P3_4/SEG28/INT4 P3_5/SEG29/INT5 P3_6/SEG30/INT6 P3_7/SEG31/INT7/ADTRG/TRCTRG P4_0/SEG32/TXD1 P4_1/SEG33/RXD1 P4_2/SEG34/CLK1 P4_3/SEG35/TRCCLK/TRCTRG P4_4/SEG36/TRCIOA/TRCTRG 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 40 39 38 37 36 35 34 R8C/L38C Group PLQP0080KB-A (80P6Q-A) PLQP0080JA-A (FP-80WV) (top view) 33 32 31 30 29 28 27 26 25 24 23 22 21 P4_5/SEG37/TRCIOB P4_6/SEG38/TRCIOC/TRCIOB P4_7/SEG39/TRCIOD/TRCIOB P6_0/SEG44/TRDIOA0/TRDCLK P6_1/SEG45/TRDIOB0 P6_2/SEG46/TRDIOC0 P6_3/SEG47/TRDIOD0 P6_4/SEG48/TRDIOA1 P6_5/SEG49/TRDIOB1 P6_6/SEG50/TRDIOC1 P6_7/SEG51/TRDIOD1 P7_0/SEG52/COM7 P7_1/SEG53/COM6 P7_2/SEG54/COM5 P7_3/SEG55/COM4 P7_4/COM3 P7_5/COM2 P7_6/COM1 P7_7/COM0 P11_0/SCL/SSCK/(CLK2/INT0)/IVREF1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Notes: 1. The pin in parentheses can be assigned by a program. 2. Confirm the pin 1 position on the package by referring to the package dimensions. Figure 1.11 Pin Assignment (Top View) of PLQP0080KB-A and PLQP0080JA-A Packages REJ03B0293-0100 Rev.1.00 Jun 25, 2010 P13_2/AN2/RXD0 P13_1/AN1/DA1/TXD0 P13_0/AN0/DA0 WKUP0 VREF MODE XCIN XCOUT RESET P12_1/XOUT VSS/AVSS P12_0/XIN VCC/AVCC P11_7/TREO/(INT7/ADTRG) P11_6/TRBO/(INT6) P11_5/TRAO/(INT5) P11_4/TRAIO/(INT4/RXD0) P11_3/SCS/(CTS2/RTS2/INT3)/IVCMP3 P11_2/SDA/SSO/(RXD2/SCL2/TXD2/SDA2/INT2)/IVREF3 P11_1/SSI/(RXD2/SCL2/TXD2/SDA2/INT1)/IVCMP1 Page 17 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 1. Overview 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 P1_6/SEG14 P1_5/SEG13 P1_4/SEG12 P1_3/SEG11/AN15 P1_2/SEG10/AN14 P1_1/SEG9/AN13 P1_0/SEG8/AN12 P0_7/SEG7/AN11 P0_6/SEG6/AN10 P0_5/SEG5/AN9 P0_4/SEG4/AN8 P0_3/SEG3/AN7 P0_2/SEG2/AN6 P0_1/SEG1/AN5 P0_0/SEG0/AN4 VL1 VL2 VL3 CL2/P12_3 CL1/P12_2 VL4 P13_7/AN19/TRGCLKB P13_6/AN18/TRGIOB P13_5/AN17/TRGCLKA P13_4/AN16/TRGIOA 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 P1_7/SEG15 P2_0/SEG16/KI0 P2_1/SEG17/KI1 P2_2/SEG18/KI2 P2_3/SEG19/KI3 P2_4/SEG20/KI4 P2_5/SEG21/KI5 P2_6/SEG22/KI6 P2_7/SEG23/KI7 P3_0/SEG24/INT0 P3_1/SEG25/INT1 P3_2/SEG26/INT2 P3_3/SEG27/INT3 P3_4/SEG28/INT4 P3_5/SEG29/INT5 P3_6/SEG30/INT6 P3_7/SEG31/INT7/ADTRG/TRCTRG P4_0/SEG32/TXD1 P4_1/SEG33/RXD1 P4_2/SEG34/CLK1 P4_3/SEG35/TRCCLK/TRCTRG P4_4/SEG36/TRCIOA/TRCTRG P4_5/SEG37/TRCIOB P4_6/SEG38/TRCIOC/TRCIOB P4_7/SEG39/TRCIOD/TRCIOB 50 49 48 47 46 45 44 43 R8C/L3AC Group PLQP0100KB-A (100P6Q-A) (top view) 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 P5_0/SEG40 P5_1/SEG41 P5_2/SEG42 P5_3/SEG43 P6_0/SEG44/TRDIOA0/TRDCLK P6_1/SEG45/TRDIOB0 P6_2/SEG46/TRDIOC0 P6_3/SEG47/TRDIOD0 P6_4/SEG48/TRDIOA1 P6_5/SEG49/TRDIOB1 P6_6/SEG50/TRDIOC1 P6_7/SEG51/TRDIOD1 P7_0/SEG52/COM7 P7_1/SEG53/COM6 P7_2/SEG54/COM5 P7_3/SEG55/COM4 P7_4/COM3 P7_5/COM2 P7_6/COM1 P7_7/COM0 P10_0/(TRDIOA0/TRDCLK/KI0) P10_1/(TRDIOB0/KI1) P10_2/(TRDIOC0/KI2) P10_3/(TRDIOD0/KI3) P10_4/(TRDIOA1/KI4) Notes: 1. The pin in parentheses can be assigned by a program. 2. Confirm the pin 1 position on the package by referring to the package dimensions. Figure 1.12 Pin Assignment (Top View) of PLQP0100KB-A Package REJ03B0293-0100 Rev.1.00 Jun 25, 2010 P13_3/AN3/CLK0 P13_2/AN2/RXD0 P13_1/AN1/DA1/TXD0 P13_0/AN0/DA0 WKUP0 VREF MODE XCIN XCOUT RESET P12_1/XOUT VSS/AVSS P12_0/XIN VCC/AVCC P11_7/TREO/(INT7/ADTRG) P11_6/TRBO/(INT6) P11_5/TRAO/(INT5) P11_4/TRAIO/(INT4/RXD0) P11_3/SCS/(CTS2/RTS2/INT3)/IVCMP3 P11_2/SDA/SSO/(RXD2/SCL2/TXD2/SDA2/INT2)/IVREF3 P11_1/SSI/(RXD2/SCL2/TXD2/SDA2/INT1)/IVCMP1 P11_0/SCL/SSCK/(CLK2/INT0) /IVREF1 P10_7/(TRDIOD1/KI7) P10_6/(TRDIOC1/KI6) P10_5/(TRDIOB1/KI5) Page 18 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 1. Overview P1_4/SEG12 P1_5/SEG13 P1_6/SEG14 P1_7/SEG15 P2_0/SEG16/KI0 P2_1/SEG17/KI1 P2_2/SEG18/KI2 P2_3/SEG19/KI3 P2_4/SEG20/KI4 P2_5/SEG21/KI5 P2_6/SEG22/KI6 P2_7/SEG23/KI7 P3_0/SEG24/INT0 P3_1/SEG25/INT1 P3_2/SEG26/INT2 P3_3/SEG27/INT3 P3_4/SEG28/INT4 P3_5/SEG29/INT5 P3_6/SEG30/INT6 P3_7/SEG31/INT7/ADTRG/TRCTRG P4_0/SEG32/TXD1 P4_1/SEG33/RXD1 P4_2/SEG34/CLK1 P4_3/SEG35/TRCCLK/TRCTRG P4_4/SEG36/TRCIOA/TRCTRG P4_5/SEG37/TRCIOB P4_6/SEG38/TRCIOC/TRCIOB P4_7/SEG39/TRCIOD/TRCIOB P5_0/SEG40 P5_1/SEG41 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 P1_3/SEG11/AN15 P1_2/SEG10/AN14 P1_1/SEG9/AN13 P1_0/SEG8/AN12 P0_7/SEG7/AN11 P0_6/SEG6/AN10 P0_5/SEG5/AN9 P0_4/SEG4/AN8 P0_3/SEG3/AN7 P0_2/SEG2/AN6 P0_1/SEG1/AN5 P0_0/SEG0/AN4 VL1 VL2 VL3 CL2/P12_3 CL1/P12_2 VL4 P13_7/AN19/TRGCLKB P13_6/AN18/TRGIOB 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 R8C/L3AC Group PRQP0100JD-B (100P6F-A) (top view) 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 P5_2/SEG42 P5_3/SEG43 P6_0/SEG44/TRDIOA0/TRDCLK P6_1/SEG45/TRDIOB0 P6_2/SEG46/TRDIOC0 P6_3/SEG47/TRDIOD0 P6_4/SEG48/TRDIOA1 P6_5/SEG49/TRDIOB1 P6_6/SEG50/TRDIOC1 P6_7/SEG51/TRDIOD1 P7_0/SEG52/COM7 P7_1/SEG53/COM6 P7_2/SEG54/COM5 P7_3/SEG55/COM4 P7_4/COM3 P7_5/COM2 P7_6/COM1 P7_7/COM0 P10_0/(TRDIOA0/TRDCLK/KI0) P10_1/(TRDIOB0/KI1) Figure 1.13 Pin Assignment (Top View) of PRQP0100JD-B Package REJ03B0293-0100 Rev.1.00 Jun 25, 2010 P13_5/AN17/TRGCLKA P13_4/AN16/TRGIOA P13_3/AN3/CLK0 P13_2/AN2/RXD0 P13_1/AN1/DA1/TXD0 P13_0/AN0/DA0 WKUP0 VREF MODE XCIN XCOUT RESET P12_1/XOUT VSS/AVSS P12_0/XIN VCC/AVCC P11_7/TREO/(INT7/ADTRG) P11_6/TRBO/(INT6) P11_5/TRAO/(INT5) P11_4/TRAIO/(INT4/RXD0) P11_3/SCS/(CTS2/RTS2/INT3)/IVCMP3 P11_2/SDA/SSO/(RXD2/SCL2/TXD2/SDA2/INT2)/IVREF3 P11_1/SSI/(RXD2/SCL2/TXD2/SDA2/INT1)/IVCMP1 P11_0/SCL/SSCK/(CLK2/INT0) /IVREF1 P10_7/(TRDIOD1/KI7) P10_6/(TRDIOC1/KI6) P10_5/(TRDIOB1/KI5) P10_4/(TRDIOA1/KI4) P10_3/(TRDIOD0/KI3) P10_2/(TRDIOC0/KI2) Notes: 1. The pin in parentheses can be assigned by a program. 2. Confirm the pin 1 position on the package by referring to the package dimensions. Page 19 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 1. Overview Table 1.11 Pin Name Information by Pin Number (1) I/O Pin Functions for Peripheral Modules A/D Converter, D/A Converter, Serial I2C Comparator B, Timer SSU Interface bus Voltage Detection Circuit CLK0 RXD0 TXD0 AN3 AN2 AN1/DA1 AN0/DA0 Pin Number L3AC L38C L36C L35C (Note 2) 1 [3] 2 [4] 3 [5] 4 [6] 5 [7] 6 [8] 7 [9] 8 [10] 9 [11] 10 [12] 11 [13] 12 [14] 13 [15] 14 [16] 15 [17] 16 [18] 17 [19] 18 [20] 19 [21] 20 [22] 21 [23] 22 [24] 23 [25] 24 [26] 25 [27] 26 [28] 27 [29] 28 [30] 29 [31] 30 [32] 31 [33] 32 [34] 33 [35] 34 [36] 35 [37] 36 [38] 37 [39] 38 [40] 39 [41] 22 23 24 25 26 27 28 29 30 19 20 21 22 23 24 25 26 18 19 20 21 80 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 61 62 63 64 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 13 14 15 16 17 51 52 1 2 3 4 5 6 7 8 9 10 11 12 WKUP0 VREF MODE XCIN XCOUT RESET XOUT VSS/ AVSS XIN VCC/ AVCC P12_1 Control Pin Port Interrupt LCD drive control circuit P13_3 P13_2 P13_1 P13_0 P12_0 P11_7 P11_6 P11_5 P11_4 P11_3 P11_2 P11_1 P11_0 P10_7 P10_6 P10_5 P10_4 P10_3 P10_2 P10_1 P10_0 P7_7 P7_6 P7_5 P7_4 P7_3 P7_2 P7_1 P7_0 P6_7 (INT7) (INT6) (INT5) (INT4) (INT3) (INT2) (INT1) (INT0) (KI7) (KI6) (KI5) (KI4) (KI3) (KI2) (KI1) (KI0) TREO TRBO TRAO TRAIO (RXD0) (CTS2/RTS2) (RXD2/SCL2/ TXD2/SDA2) (RXD2/SCL2/ TXD2/SDA2) (CLK2) (TRDIOD1) (TRDIOC1) (TRDIOB1) (TRDIOA1) (TRDIOD0) (TRDIOC0) (TRDIOB0) (TRDIOA0/ TRDCLK) SCS SSO SSI SSCK SCL SDA (ADTRG) IVCMP3 IVREF3 IVCMP1 IVREF1 COM0 COM1 COM2 COM3 SEG55/ COM4 SEG54/ COM5 SEG53/ COM6 SEG52/ COM7 SEG51 TRDIOD1 Notes: 1. The pin in parentheses can be assigned by a program. 2. The number in brackets indicates the pin number for the 100P6F package. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 20 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 1. Overview Table 1.12 Pin Name Information by Pin Number (2) I/O Pin Functions for Peripheral Modules Control Pin Port A/D Converter, D/A Converter, Comparator B, Voltage Detection Circuit Pin Number L3AC L38C L36C L35C (Note 2) 40 [42] 41 [43] 42 [44] 43 [45] 44 [46] 45 [47] 46 [48] 47 [49] 48 [50] 49 [51] 50 [52] 51 [53] 52 [54] 53 [55] 54 [56] 55 [57] 56 [58] 57 [59] 58 [60] 59 [61] 60 [62] 61 [63] 62 [64] 63 [65] 64 [66] 65 [67] 66 [68] 67 [69] 68 [70] 69 [71] 70 [72] 71 [73] 72 [74] 73 [75] 74 [76] 75 [77] 76 [78] 77 [79] 78 [80] 79 [81] 80 [82] 81 [83] 82 [84] 83 [85] 84 [86] 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 30 31 32 33 34 35 36 37 22 23 24 25 26 27 28 29 31 32 33 34 35 36 37 Interrupt Timer Serial Interface SSU I2C bus LCD drive control circuit SEG50 SEG49 SEG48 SEG47 SEG46 SEG45 SEG44 SEG43 SEG42 SEG41 SEG40 P6_6 P6_5 P6_4 P6_3 P6_2 P6_1 P6_0 P5_3 P5_2 P5_1 P5_0 P4_7 P4_6 P4_5 P4_4 P4_3 P4_2 P4_1 P4_0 P3_7 P3_6 P3_5 P3_4 P3_3 P3_2 P3_1 P3_0 P2_7 P2_6 P2_5 P2_4 P2_3 P2_2 P2_1 P2_0 P1_7 P1_6 P1_5 P1_4 P1_3 P1_2 P1_1 P1_0 P0_7 P0_6 INT7 INT6 INT5 INT4 INT3 INT2 INT1 INT0 KI7 KI6 KI5 KI4 KI3 KI2 KI1 KI0 TRDIOC1 TRDIOB1 TRDIOA1 TRDIOD0 TRDIOC0 TRDIOB0 TRDIOA0/ TRDCLK TRCIOD/ TRCIOB TRCIOC/ TRCIOB TRCIOB TRCIOA/ TRCTRG TRCCLK/ TRCTRG CLK1 RXD1 TXD1 TRCTRG ADTRG SEG39 SEG38 SEG37 SEG36 SEG35 SEG34 SEG33 SEG32 SEG31 SEG30 SEG29 SEG28 SEG27 SEG26 SEG25 SEG24 SEG23 SEG22 SEG21 SEG20 SEG19 SEG18 SEG17 SEG16 SEG15 SEG14 SEG13 SEG12 SEG11 SEG10 SEG9 SEG8 SEG7 SEG6 62 63 64 65 66 67 47 48 38 39 AN15 AN14 AN13 AN12 AN11 (3) AN10 (3) Notes: 1. The pin in parentheses can be assigned by a program. 2. The number in brackets indicates the pin number for the 100P6F package. 3. Pins AN10 and AN11 are not available in the R8C/L35C, and R8C/L36C Groups. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 21 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 1. Overview Table 1.13 Pin Name Information by Pin Number (3) I/O Pin Functions for Peripheral Modules A/D Converter, D/A Converter, Serial Comparator B, SSU I2C bus Interface Voltage Detection Circuit AN9 AN8 AN7 AN6 AN5 AN4 Pin Number L3AC L38C L36C L35C (Note 2) 85 [87] 86 [88] 87 [89] 68 69 70 49 50 51 40 41 42 Control Pin Port Interrupt Timer LCD drive control circuit SEG5 SEG4 SEG3 SEG2 SEG1 SEG0 VL1 VL2 VL3 CL2 CL1 VL4 88 [90] 89 [91] 90 [92] 91 [93] 92 [94] 93 [95] 94 [96] 95 [97] 96 [98] 97 [99] 98 [100] 99 [1] 100 [2] 71 72 73 74 75 76 77 78 79 52 53 54 55 56 57 58 59 60 43 44 45 46 47 48 49 50 P0_5 P0_4 P0_3 P0_2 P0_1 P0_0 P12_3 P12_2 P13_7 P13_6 P13_5 P13_4 TRGCLKB TRGIOB TRGCLKA TRGIOA AN19 AN18 AN17 AN16 Notes: 1. The pin in parentheses can be assigned by a program. 2. The number in brackets indicates the pin number for the 100P6F package. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 22 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 1. Overview 1.5 Pin Functions Pin Functions (1) Pin Name VCC, VSS AVCC, AVSS RESET MODE I/O Type − − I I I I O I O I I I/O O O I I I/O I/O Description Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin. Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS. Driving this pin low resets the MCU. Connect this pin to VCC via a resistor. This pin is provided for input to exit the mode used in power-off mode. Connect to VSS when not using power-off mode. These pins are provided for XIN clock generation circuit I/O. Connect a ceramic oscillator or a crystal oscillator between pins XIN and XOUT. (1) To use an external clock, input it to the XIN pin and leave the XOUT pin open. These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between pins XCIN and XCOUT. (1) To use an external clock, input it to the XCIN pin and leave the XCOUT pin open. INT interrupt input pins. Key input interrupt input pins Timer RA I/O pin Timer RA output pin Timer RB output pin External clock input pin External trigger input pin Timer RC I/O pins Timer RD I/O pins Tables 1.14 and 1.15 list Pin Functions. Table 1.14 Item Power supply input Analog power supply input Reset input MODE Power-off mode exit WKUP0 input XIN clock input XIN clock output XCIN clock input XCIN clock output INT interrupt input Key input interrupt Timer RA Timer RB Timer RC XIN XOUT XCIN XCOUT INT0 to INT7 KI0 to KI7 TRAIO TRAO TRBO TRCCLK TRCTRG TRCIOA, TRCIOB, TRCIOC, TRCIOD Timer RD TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1 TRDCLK Timer RE Timer RG Serial interface TREO TRGCLKA, TRGCLKB TRGIOA, TRGIOB CLK0, CLK1, CLK2 RXD0, RXD1, RXD2 TXD0, TXD1, TXD2 CTS2 RTS2 SCL2 SDA2 I O I I/O I/O I O I O I/O I/O External clock input pin Divided clock output pin Timer RG input pins Timer RG I/O pins Transfer clock I/O pins Serial data input pins Serial data output pins Transmission control input pin Reception control output pin I2C mode clock I/O pin I2C mode data I/O pin I: Input O: Output I/O: Input and output Note: 1. Contact the oscillator manufacturer for oscillation characteristics. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 23 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 1. Overview Table 1.15 Item I2C bus SSU Pin Functions (2) Pin Name SCL SDA SSI SCS SSCK SSO I/O Type I/O I/O I/O I/O I/O I/O I I I O I I I/O Clock I/O pin Data I/O pin Data I/O pin Chip-select signal I/O pin Clock I/O pin Data I/O pin Reference voltage input pin for the A/D converter and the D/A converter A/D converter analog input pins A/D external trigger input pin D/A converter output pins Comparator B analog voltage input pins Comparator B reference voltage input pins CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. Ports P10_0 to P10_7 and P11_0 to P11_7 can be used as LED drive ports. Description Reference voltage input A/D converter D/A converter Comparator B I/O ports VREF AN0 to AN11 ADTRG DA0, DA1 IVCMP1, IVCMP3 IVREF1, IVREF3 P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0, P5_3, P6_0 to P6_7 P7_0 to P7_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_3, P13_0 to P13_7 SEG0 to SEG55 COM0 to COM7 CL1, CL2 Segment output Common output Voltage multiplier capacity connect pins LCD power supply O O O LCD segment output pins LCD common output pins Connect pins for the LCD control voltage multiplier VL1 VL2 to VL4 I/O I Apply the voltage: 0 ≤ VL1 ≤ VL2 ≤ VL3 ≤ VL4. VL1 can be used as the reference potential input or output pin when setting the voltage multiplier. I: Input O: Output I/O: Input and output Note: 1. Contact the oscillator manufacturer for oscillation characteristics. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 24 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 2. Central Processing Unit (CPU) 2. Central Processing Unit (CPU) Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register banks. b31 b15 b8b7 b0 R2 R3 R0H (high-order of R0) R0L (low-order of R0) R1H (high-order of R1) R1L (low-order of R1) Data registers (1) R2 R3 A0 A1 FB b19 b15 b0 Address registers (1) Frame base register (1) INTBH INTBL Interrupt table register The 4 high-order bits of INTB are INTBH and the 16 low-order bits of INTB are INTBL. b19 b0 PC Program counter b15 b0 USP ISP SB b15 b0 User stack pointer Interrupt stack pointer Static base register FLG b15 b8 b7 b0 Flag register IPL U I OBSZDC Carry flag Debug flag Zero flag Sign flag Register bank select flag Overflow flag Interrupt enable flag Stack pointer select flag Reserved bit Processor interrupt priority level Reserved bit Note: 1. These registers configure a register bank. There are two sets of register banks. Figure 2.1 CPU Registers REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 25 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 2. Central Processing Unit (CPU) 2.1 Data Registers (R0, R1, R2, and R3) R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0. 2.2 Address Registers (A0 and A1) A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32bit address register (A1A0). 2.3 2.4 2.5 2.6 Frame Base Register (FB) Interrupt Table Register (INTB) Program Counter (PC) User Stack Pointer (USP) and Interrupt Stack Pointer (ISP) FB is a 16-bit register for FB relative addressing. INTB is a 20-bit register that indicates the starting address of an interrupt vector table. PC is 20 bits wide and indicates the address of the next instruction to be executed. The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP. 2.7 2.8 2.8.1 2.8.2 2.8.3 2.8.4 2.8.5 2.8.6 Static Base Register (SB) Flag Register (FLG) Carry Flag (C) Debug Flag (D) Zero Flag (Z) Sign Flag (S) Register Bank Select Flag (B) Overflow Flag (O) SB is a 16-bit register for SB relative addressing. FLG is an 11-bit register indicating the CPU state. The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit. The D flag is for debugging only. Set it to 0. The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0. The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0. Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1. The O flag is set to 1 when an operation results in an overflow; otherwise to 0. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 26 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 2. Central Processing Unit (CPU) 2.8.7 Interrupt Enable Flag (I) The I flag enables maskable interrupts. Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged. 2.8.8 Stack Pointer Select Flag (U) ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed. 2.8.9 Processor Interrupt Priority Level (IPL) IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled. 2.8.10 Reserved Bit If necessary, set to 0. When read, the content is undefined. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 27 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 3. Memory 3. Memory Figure 3.1 is a Memory Map of each group. Each group has a 1-Mbyte address space from addresses 00000h to FFFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh. The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here. The internal ROM (data flash) is allocated addresses 03000h to 03FFFh. The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 6-Kbyte internal RAM area is allocated addresses 00400h to 01BFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged. Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users. 00000h 002FFh 00400h SFR (Refer to 4. Special Function Registers (SFRs)) Internal RAM 0XXXXh 02C00h 02FFFh 03000h 03FFFh 0YYYYh 0FFD8h Reserved area SFR (Refer to 4. Special Function Registers (SFRs)) 0FFDCh Internal ROM (data flash) (1) Undefined instruction Overflow BRK instruction Address match Single step Watchdog timer, oscillation stop detection, voltage monitor Internal ROM (program ROM) 0FFFFh Address break 0FFFFh (Reserved) Reset Internal ROM (program ROM) ZZZZZh FFFFFh Notes: 1. Data flash indicates block A (1 Kbyte), block B (1 Kbyte), block C (1 Kbyte), and block D (1 Kbyte). 2. Blank spaces are reserved. No access is allowed. Part Number R5F2L357C***, R5F2L367C***, R5F2L387C***, R5F2L3A7C*** R5F2L358C***, R5F2L368C***, R5F2L388C***, R5F2L3A8C*** R5F2L35AC***, R5F2L36AC***, R5F2L38AC***, R5F2L3AAC*** R5F2L35CC***, R5F2L36CC***, R5F2L38CC***, R5F2L3ACC*** Internal ROM Capacity 48 Kbytes 64 Kbytes 96 Kbytes 128 Kbytes Address 0YYYYh 04000h 04000h 04000h 04000h Address ZZZZZh Internal RAM Capacity 6 Kbytes 8 Kbytes 10 Kbytes 10 Kbytes Address 0XXXXh 01BFFh 023FFh 02BFFh 02BFFh − 13FFFh 1BFFFh 23FFFh Figure 3.1 Memory Map REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 28 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 4. Special Function Registers (SFRs) 4. Special Function Registers (SFRs) An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.16 list SFR Informations and Table 4.17 lists the ID Code Areas and Option Function Select Area. The description offered in this chapter is based on the R8C/L3AC Group. Table 4.1 Address 0000h 0001h 0002h 0003h 0004h 0005h 0006h 0007h 0008h 0009h 000Ah 000Bh 000Ch 000Dh 000Eh 000Fh 0010h 0011h 0012h 0013h 0014h 0015h 0016h 0017h 0018h 0019h 001Ah 001Bh 001Ch 001Dh 001Eh 001Fh 0020h 0021h 0022h 0023h 0024h 0025h 0026h 0027h 0028h 0029h 002Ah 002Bh 002Ch 002Dh 002Eh 002Fh 0030h 0031h 0032h 0033h 0034h 0035h 0036h 0037h 0038h SFR Information (1) (1) Register Symbol After Reset Processor Mode Register 0 Processor Mode Register 1 System Clock Control Register 0 System Clock Control Register 1 Module Standby Control Register System Clock Control Register 3 Protect Register Reset Source Determination Register Oscillation Stop Detection Register Watchdog Timer Reset Register Watchdog Timer Start Register Watchdog Timer Control Register PM0 PM1 CM0 CM1 MSTCR CM3 PRCR RSTFR OCD WDTR WDTS WDTC 00h 00h 00100000b 00100000b 00h 00h 00h XXh (2) 00000100b XXh XXh 00111111b High-Speed On-Chip Oscillator Control Register 7 FRA7 When shipping Count Source Protection Mode Register CSPR 00h 10000000b (3) Power-Off Mode Control Register 0 POMCR0 X0000000b High-Speed On-Chip Oscillator Control Register 0 High-Speed On-Chip Oscillator Control Register 1 High-Speed On-Chip Oscillator Control Register 2 On-Chip Reference Voltage Control Register FRA0 FRA1 FRA2 OCVREFCR 00h When shipping 00h 00h High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6 FRA4 FRA5 FRA6 When Shipping When Shipping When Shipping High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register Voltage Detect Register 1 Voltage Detect Register 2 FRA3 CMPA VCAC VCA1 VCA2 When shipping 00h 00h 00001000b 00h (4) 00100000b (5) 00000111b 1100X010b (4) 1100X011b (5) 10001010b Voltage Detection 1 Level Select Register Voltage Monitor 0 Circuit Control Register VD1LS VW0C 0039h Voltage Monitor 1 Circuit Control Register VW1C X: Undefined Notes: 1. Blank spaces are reserved. No access is allowed. 2. The CWR bit in the RSTFR register is set to 0 after power-on, voltage monitor 0 reset, or exit from power-off mode. Hardware reset, software reset, or watchdog timer reset does not affect this bit. 3. The CSPROINI bit in the OFS register is set to 0. 4. The LVDAS bit in the OFS register is set to 1. 5. The LVDAS bit in the OFS register is set to 0. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 29 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 4. Special Function Registers (SFRs) Table 4.2 SFR Information (2) (1) Symbol VW2C After Reset 10000010b Address Register 003Ah Voltage Monitor 2 Circuit Control Register 003Bh 003Ch 003Dh 003Eh 003Fh 0040h 0041h Flash Memory Ready Interrupt Control Register 0042h 0043h INT7 Interrupt Control Register 0044h INT6 Interrupt Control Register 0045h INT5 Interrupt Control Register 0046h INT4 Interrupt Control Register 0047h Timer RC Interrupt Control Register 0048h Timer RD0 Interrupt Control Register 0049h Timer RD1 Interrupt Control Register 004Ah Timer RE Interrupt Control Register 004Bh UART2 Transmit Interrupt Control Register 004Ch UART2 Receive Interrupt Control Register 004Dh Key Input Interrupt Control Register 004Eh A/D Conversion Interrupt Control Register 004Fh SSU Interrupt Control Register / IIC bus Interrupt Control Register (2) 0050h 0051h UART0 Transmit Interrupt Control Register 0052h UART0 Receive Interrupt Control Register 0053h UART1 Transmit Interrupt Control Register 0054h UART1 Receive Interrupt Control Register 0055h INT2 Interrupt Control Register 0056h Timer RA Interrupt Control Register 0057h 0058h Timer RB Interrupt Control Register 0059h INT1 Interrupt Control Register 005Ah INT3 Interrupt Control Register 005Bh 005Ch 005Dh INT0 Interrupt Control Register 005Eh UART2 Bus Collision Detection Interrupt Control Register 005Fh 0060h 0061h 0062h 0063h 0064h 0065h 0066h 0067h 0068h 0069h 006Ah 006Bh Timer RG Interrupt Control Register 006Ch 006Dh 006Eh 006Fh 0070h 0071h 0072h Voltage monitor 1 Interrupt Control Register 0073h Voltage monitor 2 Interrupt Control Register 0074h 0075h 0076h 0077h 0078h 0079h 007Ah 007Bh 007Ch 007Dh 007Eh 007Fh X: Undefined Notes: 1. Blank spaces are reserved. No access is allowed. 2. Selectable by the IICSEL bit in the SSUIICSR register. FMRDYIC INT7IC INT6IC INT5IC INT4IC TRCIC TRD0IC TRD1IC TREIC S2TIC S2RIC KUPIC ADIC SSUIC/IICIC S0TIC S0RIC S1TIC S1RIC INT2IC TRAIC TRBIC INT1IC INT3IC XXXXX000b XX00X000b XX00X000b XX00X000b XX00X000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XX00X000b XXXXX000b XXXXX000b XX00X000b XX00X000b INT0IC U2BCNIC XX00X000b XXXXX000b TRGIC XXXXX000b VCMP1IC VCMP2IC XXXXX000b XXXXX000b REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 30 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 4. Special Function Registers (SFRs) Table 4.3 Address 0080h 0081h 0082h 0083h 0084h 0085h 0086h 0087h 0088h 0089h 008Ah 008Bh 008Ch 008Dh 008Eh 008Fh 0090h 0091h 0092h 0093h 0094h 0095h 0096h 0097h 0098h 0099h 009Ah 009Bh 009Ch 009Dh 009Eh 009Fh 00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BAh 00BBh 00BCh 00BDh 00BEh 00BFh SFR Information (3) (1) Register DTC Activation Control Register Symbol DTCTL After Reset 00h DTC Activation Enable Register 0 DTC Activation Enable Register 1 DTC Activation Enable Register 2 DTC Activation Enable Register 3 DTC Activation Enable Register 4 DTC Activation Enable Register 5 DTC Activation Enable Register 6 DTCEN0 DTCEN1 DTCEN2 DTCEN3 DTCEN4 DTCEN5 DTCEN6 00h 00h 00h 00h 00h 00h 00h UART0 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register UART2 Transmit/Receive Mode Register UART2 Bit Rate Register UART2 Transmit Buffer Register UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1 UART2 Receive Buffer Register UART2 Digital Filter Function Select Register U0MR U0BRG U0TB U0C0 U0C1 U0RB U2MR U2BRG U2TB U2C0 U2C1 U2RB URXDF 00h XXh XXh XXh 00001000b 00000010b XXh XXh 00h XXh XXh XXh 00001000b 00000010b XXh XXh 00h UART2 Special Mode Register 5 UART2 Special Mode Register 4 UART2 Special Mode Register 3 UART2 Special Mode Register 2 UART2 Special Mode Register U2SMR5 U2SMR4 U2SMR3 U2SMR2 U2SMR 00h 00h 000X0X0Xb X0000000b X0000000b X: Undefined Note: 1. Blank spaces are reserved. No access is allowed. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 31 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 4. Special Function Registers (SFRs) Table 4.4 SFR Information (4) (1) Symbol AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 After Reset XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb XXh 000000XXb Address Register 00C0h A/D Register 0 00C1h 00C2h A/D Register 1 00C3h 00C4h A/D Register 2 00C5h 00C6h A/D Register 3 00C7h 00C8h A/D Register 4 00C9h 00CAh A/D Register 5 00CBh 00CCh A/D Register 6 00CDh 00CEh A/D Register 7 00CFh 00D0h 00D1h 00D2h 00D3h 00D4h A/D Mode Register 00D5h A/D Input Select Register 00D6h A/D Control Register 0 00D7h A/D Control Register 1 00D8h D/A 0 Register 00D9h D/A 1 Register 00DAh 00DBh 00DCh D/A Control Register 00DDh 00DEh 00DFh 00E0h Port P0 Register 00E1h Port P1 Register 00E2h Port P0 Direction Register 00E3h Port P1 Direction Register 00E4h Port P2 Register 00E5h Port P3 Register 00E6h Port P2 Direction Register 00E7h Port P3 Direction Register 00E8h Port P4 Register 00E9h Port P5 Register 00EAh Port P4 Direction Register 00EBh Port P5 Direction Register 00ECh Port P6 Register 00EDh Port P7 Register 00EEh Port P6 Direction Register 00EFh Port P7 Direction Register 00F0h 00F1h 00F2h 00F3h 00F4h Port P10 Register 00F5h Port P11 Register 00F6h Port P10 Direction Register 00F7h Port P11 Direction Register 00F8h Port P12 Register 00F9h Port P13 Register 00FAh Port P12 Direction Register 00FBh Port P13 Direction Register 00FCh 00FDh 00FEh 00FFh X: Undefined Note: 1. Blank spaces are reserved. No access is allowed. ADMOD ADINSEL ADCON0 ADCON1 DA0 DA1 00h 11000000b 00h 00h 00h 00h DACON 00h P0 P1 PD0 PD1 P2 P3 PD2 PD3 P4 P5 PD4 PD5 P6 P7 PD6 PD7 XXh XXh 00h 00h XXh XXh 00h 00h XXh XXh 00h 00h XXh XXh 00h 00h P10 P11 PD10 PD11 P12 P13 PD12 PD13 XXh XXh 00h 00h XXh XXh 00h 00h REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 32 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 4. Special Function Registers (SFRs) Table 4.5 Address 0100h 0101h 0102h 0103h 0104h 0105h 0106h 0107h 0108h 0109h 010Ah 010Bh 010Ch 010Dh 010Eh 010Fh 0110h 0111h 0112h 0113h 0114h 0115h 0116h 0117h 0118h 0119h 011Ah 011Bh 011Ch 011Dh 011Eh 011Fh 0120h 0121h 0122h 0123h 0124h 0125h 0126h 0127h 0128h 0129h 012Ah 012Bh 012Ch 012Dh 012Eh 012Fh 0130h 0131h 0132h 0133h 0134h 0135h 0136h 0137h 0138h 0139h 013Ah 013Bh 013Ch 013Dh 013Eh 013Fh SFR Information (5) (1) Register Timer RA Control Register Timer RA I/O Control Register Timer RA Mode Register Timer RA Prescaler Register Timer RA Register LIN Control Register 2 LIN Control Register LIN Status Register Timer RB Control Register Timer RB One-Shot Control Register Timer RB I/O Control Register Timer RB Mode Register Timer RB Prescaler Register Timer RB Secondary Register Timer RB Primary Register Symbol TRACR TRAIOC TRAMR TRAPRE TRA LINCR2 LINCR LINST TRBCR TRBOCR TRBIOC TRBMR TRBPRE TRBSC TRBPR After Reset 00h 00h 00h FFh FFh 00h 00h 00h 00h 00h 00h 00h FFh FFh FFh Timer RE Second Data Register / Timer RE Counter Data Register Timer RE Minute Data Register / Timer RE Compare Data Register Timer RE Hour Data Register Timer RE Day of Week Data Register Timer RE Control Register 1 Timer RE Control Register 2 Timer RE Count Source Select Register Timer RC Mode Register Timer RC Control Register 1 Timer RC Interrupt Enable Register Timer RC Status Register Timer RC I/O Control Register 0 Timer RC I/O Control Register 1 Timer RC Counter Timer RC General Register A Timer RC General Register B Timer RC General Register C Timer RC General Register D Timer RC Control Register 2 Timer RC Digital Filter Function Select Register Timer RC Output Master Enable Register Timer RC Trigger Control Register Timer RD Control Expansion Register Timer RD Trigger Control Register Timer RD Start Register Timer RD Mode Register Timer RD PWM Mode Register Timer RD Function Control Register Timer RD Output Master Enable Register 1 Timer RD Output Master Enable Register 2 Timer RD Output Control Register Timer RD Digital Filter Function Select Register 0 Timer RD Digital Filter Function Select Register 1 TRESEC TREMIN TREHR TREWK TRECR1 TRECR2 TRECSR TRCMR TRCCR1 TRCIER TRCSR TRCIOR0 TRCIOR1 TRC TRCGRA TRCGRB TRCGRC TRCGRD TRCCR2 TRCDF TRCOER TRCADCR TRDECR TRDADCR TRDSTR TRDMR TRDPMR TRDFCR TRDOER1 TRDOER2 TRDOCR TRDDF0 TRDDF1 XXh XXh XXh XXh XXXXX0XXb XXh 00001000b 01001000b 00h 01110000b 01110000b 10001000b 10001000b 00h 00h FFh FFh FFh FFh FFh FFh FFh FFh 00011000b 00h 01111111b 00h 00h 00h 11111100b 00001110b 10001000b 10000000b FFh 01111111b 00h 00h 00h X: Undefined Note: 1. Blank spaces are reserved. No access is allowed. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 33 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 4. Special Function Registers (SFRs) Table 4.6 SFR Information (6) (1) Symbol TRDCR0 TRDIORA0 TRDIORC0 TRDSR0 TRDIER0 TRDPOCR0 TRD0 TRDGRA0 TRDGRB0 TRDGRC0 TRDGRD0 TRDCR1 TRDIORA1 TRDIORC1 TRDSR1 TRDIER1 TRDPOCR1 TRD1 TRDGRA1 TRDGRB1 TRDGRC1 TRDGRD1 U1MR U1BRG U1TB U1C0 U1C1 U1RB After Reset 00h 10001000b 10001000b 11100000b 11100000b 11111000b 00h 00h FFh FFh FFh FFh FFh FFh FFh FFh 00h 10001000b 10001000b 11000000b 11100000b 11111000b 00h 00h FFh FFh FFh FFh FFh FFh FFh FFh 00h XXh XXh XXh 00001000b 00000010b XXh XXh Address Register 0140h Timer RD Control Register 0 0141h Timer RD I/O Control Register A0 0142h Timer RD I/O Control Register C0 0143h Timer RD Status Register 0 0144h Timer RD Interrupt Enable Register 0 0145h Timer RD PWM Mode Output Level Control Register 0 0146h Timer RD Counter 0 0147h 0148h Timer RD General Register A0 0149h 014Ah Timer RD General Register B0 014Bh 014Ch Timer RD General Register C0 014Dh 014Eh Timer RD General Register D0 014Fh 0150h Timer RD Control Register 1 0151h Timer RD I/O Control Register A1 0152h Timer RD I/O Control Register C1 0153h Timer RD Status Register 1 0154h Timer RD Interrupt Enable Register 1 0155h Timer RD PWM Mode Output Level Control Register 1 0156h Timer RD Counter 1 0157h 0158h Timer RD General Register A1 0159h 015Ah Timer RD General Register B1 015Bh 015Ch Timer RD General Register C1 015Dh 015Eh Timer RD General Register D1 015Fh 0160h UART1 Transmit/Receive Mode Register 0161h UART1 Bit Rate Register 0162h UART1 Transmit Buffer Register 0163h 0164h UART1 Transmit/Receive Control Register 0 0165h UART1 Transmit/Receive Control Register 1 0166h UART1 Receive Buffer Register 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh 0170h Timer RG Mode Register 0171h Timer RG Count Control Register 0172h Timer RG Control Register 0173h Timer RG Interrupt Enable Register 0174h Timer RG Status Register 0175h Timer RG I/O Control Register 0176h Timer RG Counter 0177h 0178h Timer RG General Register A 0179h 017Ah Timer RG General Register B 017Bh 017Ch Timer RG General Register C 017Dh 017Eh Timer RG General Register D 017Fh X: Undefined Note: 1. Blank spaces are reserved. No access is allowed. TRGMR TRGCNTC TRGCR TRGIER TRGSR TRGIOR TRG TRGGRA TRGGRB TRGGRC TRGGRD 01000000b 00h 10000000b 11110000b 11100000b 00h 00h 00h FFh FFh FFh FFh FFh FFh FFh FFh REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 34 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 4. Special Function Registers (SFRs) Table 4.7 SFR Information (7) (1) Symbol TRASR TRBRCSR TRCPSR0 TRCPSR1 TRDPSR0 TRDPSR1 TRGPSR U0SR U1SR U2SR0 U2SR1 SSUIICSR KISR INTSR PINSR After Reset 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h Address Register 0180h Timer RA Pin Select Register 0181h Timer RB/RC Pin Select Register 0182h Timer RC Pin Select Register 0 0183h Timer RC Pin Select Register 1 0184h Timer RD Pin Select Register 0 0185h Timer RD Pin Select Register 1 0186h 0187h Timer RG Pin Select Register 0188h UART0 Pin Select Register 0189h UART1 Pin Select Register 018Ah UART2 Pin Select Register 0 018Bh UART2 Pin Select Register 1 018Ch SSU/IIC Pin Select Register 018Dh Key Input Pin Select Register 018Eh INT Interrupt Input Pin Select Register 018Fh I/O Function Pin Select Register 0190h 0191h 0192h 0193h SS Bit Counter Register 0194h SS Transmit Data Register L / IIC bus Transmit Data Register (2) 0195h SS Transmit Data Register H (2) 0196h SS Receive Data Register L / IIC bus Receive Data Register (2) 0197h SS Receive Data Register H (2) 0198h SS Control Register H / IIC bus Control Register 1 (2) 0199h SS Control Register L / IIC bus Control Register 2 (2) 019Ah SS Mode Register / IIC bus Mode Register (2) 019Bh SS Enable Register / IIC bus Interrupt Enable Register (2) 019Ch SS Status Register / IIC bus Status Register (2) 019Dh SS Mode Register 2 / Slave Address Register (2) 019Eh 019Fh 01A0h 01A1h 01A2h 01A3h 01A4h 01A5h 01A6h 01A7h 01A8h 01A9h 01AAh 01ABh 01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h Flash Memory Status Register 01B3h 01B4h Flash Memory Control Register 0 01B5h Flash Memory Control Register 1 01B6h Flash Memory Control Register 2 01B7h 01B8h 01B9h 01BAh 01BBh 01BCh 01BDh 01BEh 01BFh X: Undefined Notes: 1. Blank spaces are reserved. No access is allowed. 2. Selectable by the IICSEL bit in the SSUIICSR register. SSBR SSTDR/ICDRT SSTDRH SSRDR/ICDRR SSRDRH SSCRH/ICCR1 SSCRL/ICCR2 SSMR/ICMR SSER/ICIER SSSR/ICSR SSMR2/SAR 11111000b FFh FFh FFh FFh 00h 01111101b 00010000b/00011000b 00h 00h/0000X000b 00h FST FMR0 FMR1 FMR2 10000X00b 00h 00h 00h REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 35 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 4. Special Function Registers (SFRs) Table 4.8 SFR Information (8) (1) Symbol RMAD0 After Reset XXh XXh 0000XXXXb 00h XXh XXh 0000XXXXb 00h Address Register 01C0h Address Match Interrupt Register 0 01C1h 01C2h 01C3h Address Match Interrupt Enable Register 0 01C4h Address Match Interrupt Register 1 01C5h 01C6h 01C7h Address Match Interrupt Enable Register 1 01C8h 01C9h 01CAh 01CBh 01CCh 01CDh 01CEh 01CFh 01D0h 01D1h 01D2h 01D3h 01D4h 01D5h 01D6h 01D7h 01D8h 01D9h 01DAh 01DBh 01DCh 01DDh 01DEh 01DFh 01E0h Port P0 Pull-Up Control Register 01E1h Port P1 Pull-Up Control Register 01E2h Port P2 Pull-Up Control Register 01E3h Port P3 Pull-Up Control Register 01E4h Port P4 Pull-Up Control Register 01E5h Port P5 Pull-Up Control Register 01E6h Port P6 Pull-Up Control Register 01E7h Port P7 Pull-Up Control Register 01E8h 01E9h 01EAh Port 10 Pull-Up Control Register 01EBh Port 11 Pull-Up Control Register 01ECh Port 12 Pull-Up Control Register 01EDh Port 13 Pull-Up Control Register 01EEh 01EFh 01F0h Port P10 Drive Capacity Control Register 01F1h Port P11 Drive Capacity Control Register 01F2h 01F3h 01F4h 01F5h Input Threshold Control Register 0 01F6h Input Threshold Control Register 1 01F7h Input Threshold Control Register 2 01F8h Comparator B Control Register 0 01F9h 01FAh External Input Enable Register 0 01FBh External Input Enable Register 1 01FCh INT Input Filter Select Register 0 01FDh INT Input Filter Select Register 1 01FEh Key Input Enable Register 0 01FFh Key Input Enable Register 1 X: Undefined Note: 1. Blank spaces are reserved. No access is allowed. AIER0 RMAD1 AIER1 P0PUR P1PUR P2PUR P3PUR P4PUR P5PUR P6PUR P7PUR 00h 00h 00h 00h 00h 00h 00h 00h P10PUR P11PUR P12PUR P13PUR 00h 00h 00h 00h P10DRR P11DRR 00h 00h VLT0 VLT1 VLT2 INTCMP INTEN INTEN1 INTF INTF1 KIEN KIEN1 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 36 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 4. Special Function Registers (SFRs) Table 4.9 SFR Information (9) (1) Symbol LCR0 LCR1 LCR2 LCR3 After Reset 00h 00h X0000000b 00h Address Register 0200h LCD Control Register 0201h LCD Bias Control Register 0202h LCD Display Control Register 0203h LCD Clock Control Register 0204h 0205h 0206h LCD Port Select Register 0 0207h LCD Port Select Register 1 0208h LCD Port Select Register 2 0209h LCD Port Select Register 3 020Ah LCD Port Select Register 4 020Bh LCD Port Select Register 5 020Ch LCD Port Select Register 6 020Dh LCD Port Select Register 7 020Eh 020Fh 0210h LCD Display Data Register 0211h 0212h 0213h 0214h 0215h 0216h 0217h 0218h 0219h 021Ah 021Bh 021Ch 021Dh 021Eh 021Fh 0220h 0221h 0222h 0223h 0224h 0225h 0226h 0227h 0228h 0229h 022Ah 022Bh 022Ch 022Dh 022Eh 022Fh 0230h 0231h 0232h 0233h 0234h 0235h 0236h 0237h 0238h 0239h 023Ah 023Bh 023Ch 023Dh 023Eh 023Fh X: Undefined Note: 1. Blank spaces are reserved. No access is allowed. LSE0 LSE1 LSE2 LSE3 LSE4 LSE5 LSE6 LSE7 00h 00h 00h 00h 00h 00h 00h 00h LRA0L LRA1L LRA2L LRA3L LRA4L LRA5L LRA6L LRA7L LRA8L LRA9L LRA10L LRA11L LRA12L LRA13L LRA14L LRA15L LRA16L LRA17L LRA18L LRA19L LRA20L LRA21L LRA22L LRA23L LRA24L LRA25L LRA26L LRA27L LRA28L LRA29L LRA30L LRA31L LRA32L LRA33L LRA34L LRA35L LRA36L LRA37L LRA38L LRA39L LRA40L LRA41L LRA42L LRA43L LRA44L LRA45L LRA46L LRA47L XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 37 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 4. Special Function Registers (SFRs) Table 4.10 SFR Information (10) (1) Symbol LRA48L LRA49L LRA50L LRA51L LRA52L LRA53L LRA54L LRA55L LRA56L LRA57L LRA58L LRA59L LRA60L LRA61L LRA62L LRA63L LRA64L LRA65L LRA66L LRA67L LRA68L LRA69L LRA70L LRA71L LRA72L LRA73L LRA74L LRA75L LRA76L LRA77L LRA78L LRA79L LRA80L LRA81L LRA82L LRA83L LRA84L LRA85L LRA86L LRA87L LRA88L LRA89L LRA90L LRA91L LRA92L LRA93L LRA94L LRA95L LRA0H LRA1H LRA2H LRA3H LRA4H LRA5H LRA6H LRA7H LRA8H LRA9H LRA10H LRA11H LRA12H LRA13H LRA14H LRA15H After Reset XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh Address Register 0240h LCD Display Data Register 0241h 0242h 0243h 0244h 0245h 0246h 0247h 0248h 0249h 024Ah 024Bh 024Ch 024Dh 024Eh 024Fh 0250h 0251h 0252h 0253h 0254h 0255h 0256h 0257h 0258h 0259h 025Ah 025Bh 025Ch 025Dh 025Eh 025Fh 0260h 0261h 0262h 0263h 0264h 0265h 0266h 0267h 0268h 0269h 026Ah 026Bh 026Ch 026Dh 026Eh 026Fh 0270h LCD Display Control Data Register 0271h 0272h 0273h 0274h 0275h 0276h 0277h 0278h 0279h 027Ah 027Bh 027Ch 027Dh 027Eh 027Fh X: Undefined Note: 1. Blank spaces are reserved. No access is allowed. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 38 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 4. Special Function Registers (SFRs) Table 4.11 SFR Information (11) (1) Symbol LRA16H LRA17H LRA18H LRA19H LRA20H LRA21H LRA22H LRA23H LRA24H LRA25H LRA26H LRA27H LRA28H LRA29H LRA30H LRA31H LRA32H LRA33H LRA34H LRA35H LRA36H LRA37H LRA38H LRA39H LRA40H LRA41H LRA42H LRA43H LRA44H LRA45H LRA46H LRA47H LRA48H LRA49H LRA50H LRA51H LRA52H LRA53H LRA54H LRA55H LRA56H LRA57H LRA58H LRA59H LRA60H LRA61H LRA62H LRA63H LRA64H LRA65H LRA66H LRA67H LRA68H LRA69H LRA70H LRA71H LRA72H LRA73H LRA74H LRA75H LRA76H LRA77H LRA78H LRA79H After Reset XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh Address Register 0280h LCD Display Control Data Register 0281h 0282h 0283h 0284h 0285h 0286h 0287h 0288h 0289h 028Ah 028Bh 028Ch 028Dh 028Eh 028Fh 0290h 0291h 0292h 0293h 0294h 0295h 0296h 0297h 0298h 0299h 029Ah 029Bh 029Ch 029Dh 029Eh 029Fh 02A0h 02A1h 02A2h 02A3h 02A4h 02A5h 02A6h 02A7h 02A8h 02A9h 02AAh 02ABh 02ACh 02ADh 02AEh 02AFh 02B0h 02B1h 02B2h 02B3h 02B4h 02B5h 02B6h 02B7h 02B8h 02B9h 02BAh 02BBh 02BCh 02BDh 02BEh 02BFh X: Undefined Note: 1. Blank spaces are reserved. No access is allowed. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 39 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 4. Special Function Registers (SFRs) Table 4.12 SFR Information (12) (1) Symbol LRA80H LRA81H LRA82H LRA83H LRA84H LRA85H LRA86H LRA87H LRA88H LRA89H LRA90H LRA91H LRA92H LRA93H LRA94H LRA95H After Reset XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh Address Register 02C0h LCD Display Control Data Register 02C1h 02C2h 02C3h 02C4h 02C5h 02C6h 02C7h 02C8h 02C9h 02CAh 02CBh 02CCh 02CDh 02CEh 02CFh 02D0h 02D1h 02D2h 02D3h 02D4h 02D5h 02D6h 02D7h 02D8h 02D9h 02DAh 02DBh 02DCh 02DDh 02DEh 02DFh 02E0h 02E1h 02E2h 02E3h 02E4h 02E5h 02E6h 02E7h 02E8h 02E9h 02EAh 02EBh 02ECh 02EDh 02EEh 02EFh 02F0h 02F1h 02F2h 02F3h 02F4h 02F5h 02F6h 02F7h 02F8h 02F9h 02FAh 02FBh 02FCh 02FDh 02FEh 02FFh X: Undefined Note: 1. Blank spaces are reserved. No access is allowed. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 40 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 4. Special Function Registers (SFRs) Table 4.13 Address 2C00h 2C01h 2C02h 2C03h 2C04h 2C05h 2C06h 2C07h 2C08h 2C09h 2C0Ah : : 2C3Ah 2C3Bh 2C3Ch 2C3Dh 2C3Eh 2C3Fh 2C40h 2C41h 2C42h 2C43h 2C44h 2C45h 2C46h 2C47h 2C48h 2C49h 2C4Ah 2C4Bh 2C4Ch 2C4Dh 2C4Eh 2C4Fh 2C50h 2C51h 2C52h 2C53h 2C54h 2C55h 2C56h 2C57h 2C58h 2C59h 2C5Ah 2C5Bh 2C5Ch 2C5Dh 2C5Eh 2C5Fh 2C60h 2C61h 2C62h 2C63h 2C64h 2C65h 2C66h 2C67h 2C68h 2C69h 2C6Ah 2C6Bh 2C6Ch 2C6Dh 2C6Eh 2C6Fh SFR Information (13) (1) Register DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Transfer Vector Area DTC Control Data 0 Symbol XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh After Reset DTCD0 DTC Control Data 1 DTCD1 DTC Control Data 2 DTCD2 DTC Control Data 3 DTCD3 DTC Control Data 4 DTCD4 DTC Control Data 5 DTCD5 X: Undefined Note: 1. Blank spaces are reserved. No access is allowed. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 41 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 4. Special Function Registers (SFRs) Table 4.14 SFR Information (14) (1) Symbol DTCD6 After Reset XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh Address Register 2C70h DTC Control Data 6 2C71h 2C72h 2C73h 2C74h 2C75h 2C76h 2C77h 2C78h DTC Control Data 7 2C79h 2C7Ah 2C7Bh 2C7Ch 2C7Dh 2C7Eh 2C7Fh 2C80h DTC Control Data 8 2C81h 2C82h 2C83h 2C84h 2C85h 2C86h 2C87h 2C88h DTC Control Data 9 2C89h 2C8Ah 2C8Bh 2C8Ch 2C8Dh 2C8Eh 2C8Fh 2C90h DTC Control Data 10 2C91h 2C92h 2C93h 2C94h 2C95h 2C96h 2C97h 2C98h DTC Control Data 11 2C99h 2C9Ah 2C9Bh 2C9Ch 2C9Dh 2C9Eh 2C9Fh 2CA0h DTC Control Data 12 2CA1h 2CA2h 2CA3h 2CA4h 2CA5h 2CA6h 2CA7h 2CA8h DTC Control Data 13 2CA9h 2CAAh 2CABh 2CACh 2CADh 2CAEh 2CAFh X: Undefined Note: 1. Blank spaces are reserved. No access is allowed. DTCD7 DTCD8 DTCD9 DTCD10 DTCD11 DTCD12 DTCD13 REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 42 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 4. Special Function Registers (SFRs) Table 4.15 SFR Information (15) (1) Symbol DTCD14 After Reset XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh Address Register 2CB0h DTC Control Data 14 2CB1h 2CB2h 2CB3h 2CB4h 2CB5h 2CB6h 2CB7h 2CB8h DTC Control Data 15 2CB9h 2CBAh 2CBBh 2CBCh 2CBDh 2CBEh 2CBFh 2CC0h DTC Control Data 16 2CC1h 2CC2h 2CC3h 2CC4h 2CC5h 2CC6h 2CC7h 2CC8h DTC Control Data 17 2CC9h 2CCAh 2CCBh 2CCCh 2CCDh 2CCEh 2CCFh 2CD0h DTC Control Data 18 2CD1h 2CD2h 2CD3h 2CD4h 2CD5h 2CD6h 2CD7h 2CD8h DTC Control Data 19 2CD9h 2CDAh 2CDBh 2CDCh 2CDDh 2CDEh 2CDFh 2CE0h DTC Control Data 20 2CE1h 2CE2h 2CE3h 2CE4h 2CE5h 2CE6h 2CE7h 2CE8h DTC Control Data 21 2CE9h 2CEAh 2CEBh 2CECh 2CEDh 2CEEh 2CEFh X: Undefined Note: 1. Blank spaces are reserved. No access is allowed. DTCD15 DTCD16 DTCD17 DTCD18 DTCD19 DTCD20 DTCD21 REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 43 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 4. Special Function Registers (SFRs) Table 4.16 SFR Information (16) (1) Symbol DTCD22 After Reset XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh Address Register 2CF0h DTC Control Data 22 2CF1h 2CF2h 2CF3h 2CF4h 2CF5h 2CF6h 2CF7h 2CF8h DTC Control Data 23 2CF9h 2CFAh 2CFBh 2CFCh 2CFDh 2CFEh 2CFFh 2D00h : 2FFFh X: Undefined Note: 1. Blank spaces are reserved. No access is allowed. DTCD23 Table 4.17 Address : FFDBh : FFDFh : FFE3h : FFEBh : FFEFh : FFF3h : FFF7h : FFFBh : FFFFh Notes: 1. ID Code Areas and Option Function Select Area Area Name Option Function Select Register 2 ID1 ID2 ID3 ID4 ID5 ID6 ID7 Option Function Select Register OFS OFS2 Symbol After Reset (Note 1) (Note 2) (Note 2) (Note 2) (Note 2) (Note 2) (Note 2) (Note 2) (Note 1) 2. The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh. When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 44 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 5. Electrical Characteristics 5. 5.1 Electrical Characteristics Absolute Maximum Ratings Absolute Maximum Ratings Condition XIN-XOUT oscillation on (oscillation buffer ON) (1) XIN-XOUT oscillation on (oscillation buffer OFF) (1) R8C/L35C R8C/L36C, R8C/L38C, R8C/L3AC Rated Value −0.3 to 6.5 −0.3 to 1.65 −0.3 to VCC + 0.3 −0.3 to VL2 Table 5.1 Symbol Parameter VCC/AVCC Supply voltage VI Input voltage XIN XIN VL1 VL2 VL3 VL4 Other pins Output voltage XOUT XOUT VL1 VL2 VL3 VL4 CL1, CL2 COM0 to COM7 SEG0 to SEG55 Other pins Power dissipation Operating ambient temperature Storage temperature Unit V V V V V V V V V V V V V V V V V V V V mW °C °C VO XIN-XOUT oscillation on (oscillation buffer ON) (1) XIN-XOUT oscillation on (oscillation buffer OFF) (1) R8C/L35C R8C/L36C, R8C/L38C, R8C/L3AC VL1 to VL4 VL1 to VL3 VL2 to VL4 VL3 to 6.5 −0.3 to VCC + 0.3 −0.3 to 1.65 −0.3 to VCC + 0.3 −0.3 to VL2 (2) Pd Topr Tstg −40°C ≤ Topr ≤ 85°C VL1 to VL4 VL1 to VL3 VL2 to VL4 −0.3 to 6.5 −0.3 to 6.5 −0.3 to VL4 −0.3 to VL4 −0.3 to VCC + 0.3 500 −20 to 85 (N version) / −40 to 85 (D version) −65 to 150 Notes: 1. For the register settings for each operation, refer to 7. I/O Ports and 9. Clock Generation Circuit in the User’s Manual: Hardware. 2. The VL1 voltage should be VCC or below. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 45 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 5. Electrical Characteristics 5.2 Recommended Operating Conditions Recommended Operating Conditions (VCC = 1.8 to 5.5 V and Topr = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.) Parameter Conditions Min. 1.8 — 0.8 VCC 0.8 VCC 0.9 VCC 0.5 VCC 0.55 VCC 0.65 VCC 0.65 VCC 0.7 VCC 0.8 VCC 0.85 VCC 0.85 VCC 0.85 VCC 0 0 0 0 0 0 0 0 0 0 0 0 — — — — — — — — — — — — — — — 32 — — — — — — Standard Typ. — 0 — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — 32.768 — — — — — — — Max. 5.5 — VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC 0.2 VCC 0.2 VCC 0.05 VCC 0.2 VCC 0.2 VCC 0.2 VCC 0.4 VCC 0.3 VCC 0.2 VCC 0.55 VCC 0.45 VCC 0.35 VCC −160 −80 −40 −10 −20 −5 160 Table 5.2 Symbol Unit V V V V V V V V V V V V V V V V V V V V V V V V V V mA mA mA mA mA mA mA mA mA mA mA mA MHz MHz kHz MHz MHz MHz MHz MHz MHz MHz VCC/AVCC Supply voltage VSS/AVSS Supply voltage VIH Input “H” voltage Other than CMOS input CMOS Input level Input level selection input switching : 0.35 VCC function (I/O port) Input level selection : 0.5 VCC Input level selection : 0.7 VCC VIL Input “L” voltage Other than CMOS input CMOS Input level Input level selection input switching : 0.35 VCC function (I/O port) Input level selection : 0.5 VCC Input level selection : 0.7 VCC 4.0 V ≤ VCC ≤ 5.5 V 2.7 V ≤ VCC < 4.0 V 1.8 V ≤ VCC < 2.7 V 4.0 V ≤ VCC ≤ 5.5 V 2.7 V ≤ VCC < 4.0 V 1.8 V ≤ VCC < 2.7 V 4.0 V ≤ VCC ≤ 5.5 V 2.7 V ≤ VCC < 4.0 V 1.8 V ≤ VCC < 2.7 V 4.0 V ≤ VCC ≤ 5.5 V 2.7 V ≤ VCC < 4.0 V 1.8 V ≤ VCC < 2.7 V 4.0 V ≤ VCC ≤ 5.5 V 2.7 V ≤ VCC < 4.0 V 1.8 V ≤ VCC < 2.7 V 4.0 V ≤ VCC ≤ 5.5 V 2.7 V ≤ VCC < 4.0 V 1.8 V ≤ VCC < 2.7 V 4.0 V ≤ VCC ≤ 5.5 V 2.7 V ≤ VCC < 4.0 V 1.8 V ≤ VCC < 2.7 V 4.0 V ≤ VCC ≤ 5.5 V 2.7 V ≤ VCC < 4.0 V 1.8 V ≤ VCC < 2.7 V IOH(sum) IOH(sum) IOH(peak) IOH(avg) IOL(sum) IOL(sum) IOL(peak) IOL(avg) f(XIN) Peak sum output “H” current Average sum output “H” current Peak output “H” current Sum of all pins IOH(peak) Sum of all pins IOH(avg) Port P10, P11 (2) Other pins Average output Port P10, P11 (2) “H” current (1) Other pins Peak sum output Sum of all pins IOL(peak) “L” current Average sum Sum of all pins IOL(avg) output “L” current Peak output “L” Port P10, P11 (2) current Other pins Average output Port P10, P11 (2) “L” current (1) Other pins XIN clock input oscillation frequency 80 40 10 20 5 20 5 50 40 20 5 20 5 20 5 f(XCIN) XCIN clock input oscillation frequency fOCO40M When used as the count source for timer RC, timer RD, or timer RG (3) fOCO-F fOCO-F frequency — f(BCLK) System clock frequency CPU clock frequency 2.7 V ≤ VCC ≤ 5.5 V 1.8 V ≤ VCC < 2.7 V 1.8 V ≤ VCC ≤ 5.5 V 2.7 V ≤ VCC ≤ 5.5 V 2.7 V ≤ VCC ≤ 5.5 V 1.8 V ≤ VCC < 2.7 V 2.7 V ≤ VCC ≤ 5.5 V 1.8 V ≤ VCC < 2.7 V 2.7 V ≤ VCC ≤ 5.5 V 1.8 V ≤ VCC < 2.7 V Notes: 1. The average output current indicates the average value of current measured during 100 ms. 2. This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies. 3. fOCO40M can be used as the count source for timer RC, timer RD, or timer RG in the range of VCC = 2.7 V to 5.5V. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 46 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 5. Electrical Characteristics P0 P1 P2 P3 P4 P5_0 to P5_3 P6 P7 P10 P11 P12_0 to P12_3 P13 30 pF Figure 5.1 Ports P0 to P4, P5_0 to P5_3, P6, P7, P10, P11, P12_0 to P12_3, and P13 Timing Measurement Circuit REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 47 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 5. Electrical Characteristics 5.3 Peripheral Function Characteristics A/D Converter Characteristics (VCC/AVCC = Vref = 2.2 to 5.5 V, VSS = 0 V, and Topr = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.) Parameter Resolution Absolute accuracy (2) 10-bit mode Conditions Vref = AVCC Vref = AVCC = 5.0 V Vref = AVCC = 3.3 V Vref = AVCC = 3.0 V Vref = AVCC = 2.2 V Vref = AVCC = 5.0 V Vref = AVCC = 3.3 V Vref = AVCC = 3.0 V Vref = AVCC = 2.2 V Min. — — — — — — — — — 2 2 2 2 — 2.15 2.15 0.75 — 2.2 0 2 MHz ≤ φAD ≤ 4 MHz 1.19 Standard Typ. Max. — 10 — ±3 — ±5 — ±5 — ±5 — ±2 — ±2 — ±2 — ±2 — — — — 3 — — — 45 — — 1.34 20 16 10 5 — — — — — AVCC Vref 1.49 Unit Bit LSB LSB LSB LSB LSB LSB LSB LSB MHz MHz MHz MHz kΩ µs µs µs µA V V V Table 5.3 Symbol — — 8-bit mode AN0 to AN19 input AN0 to AN19 input AN0 to AN19 input AN0 to AN19 input AN0 to AN19 input AN0 to AN19 input AN0 to AN19 input AN0 to AN19 input φAD A/D conversion clock 4.0 ≤ Vref = AVCC ≤ 5.5 V (1) 3.2 ≤ Vref = AVCC ≤ 5.5 V (1) 2.7 ≤ Vref = AVCC ≤ 5.5 V (1) 2.2 ≤ Vref = AVCC ≤ 5.5 V (1) — tCONV tSAMP IVref Vref VIA Tolerance level impedance Conversion time 10-bit mode 8-bit mode Sampling time Vref current Reference voltage Vref = AVCC = 5.0 V, φAD = 20 MHz Vref = AVCC = 5.0 V, φAD = 20 MHz φAD = 20 MHz Vcc = 5 V, XIN = f1 = φAD = 20 MHz Analog input voltage (3) OCVREF On-chip reference voltage Notes: 1. The A/D conversion result will be undefined in wait mode, stop mode, power-off mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion. 2. This applies when the peripheral functions are stopped. 3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 48 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 5. Electrical Characteristics Table 5.4 D/A Converter Characteristics (VCC/AVCC = Vref = 2.7 to 5.5 V and Topr = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.) Parameter Resolution Absolute accuracy Setup time Output resistor Reference power input current Conditions Min. — — — — — Standard Typ. Max. — 8 — 2.5 — 3 6 — — 1.5 Unit Bit LSB µs kΩ mA Symbol — — tsu RO IVref (Note 1) Note: 1. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included. Table 5.5 Comparator B Characteristics (VCC = 2.7 to 5.5 V and Topr = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.) Parameter IVREF1, IVREF3 input reference voltage IVCMP1, IVCMP3 input voltage Offset Comparator output delay time (1) Comparator operating current VI = Vref ± 100 mV VCC = 5.0 V Condition Min. 0 −0.3 — — — Standard Typ. Max. — VCC − 1.4 — VCC + 0.3 5 100 0.1 17.5 — — Unit V V mV µs µA Symbol Vref VI — td ICMP Note: 1. When the digital filter is disabled. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 49 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 5. Electrical Characteristics Table 5.6 Flash Memory (Program ROM) Characteristics (VCC = 2.7 to 5.5 V and Topr = 0 to 60°C, unless otherwise specified.) Parameter Program/erase endurance (1) Byte program time Block erase time Time delay from suspend request until suspend Interval from erase start/restart until following suspend request Time from suspend until erase restart Time from when command is forcibly terminated until reading is enabled Program, erase voltage Read voltage Program, erase temperature Data hold time (6) Ambient temperature = 55°C Conditions Min. 1,000 (2) — — — 0 — — 2.7 1.8 0 20 Standard Typ. — 80 0.3 — — — — — — — — Max. — 500 — 5 + CPU clock × 3 cycles — 30+CPU clock × 1 cycle 30+CPU clock × 1 cycle 5.5 5.5 60 — Unit times µs Symbol — — — td(SR-SUS) — — td(CMDRSTREADY) s ms ms µs µs — — — — V V °C year Notes: 1. Definition of programming/erasure endurance The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited). 2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed). 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number. 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur. 5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative. 6. The data hold time includes time that the power supply is off or the clock is not supplied. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 50 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 5. Electrical Characteristics Table 5.7 Flash Memory (Data flash Block A to Block D) Characteristics (VCC = 2.7 to 5.5 V and Topr = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.) Parameter Program/erase endurance (1) Byte program time (program/erase endurance ≤ 1,000 times) Byte program time (program/erase endurance > 1,000 times) Block erase time (program/erase endurance ≤ 1,000 times) Block erase time (program/erase endurance > 1,000 times) Time delay from suspend request until suspend Interval from erase start/restart until following suspend request Time from suspend until erase restart Time from when command is forcibly terminated until reading is enabled Program, erase voltage Read voltage Program, erase temperature Data hold time (7) Ambient temperature = 55 °C Conditions Min. 10,000 (2) Symbol — — — — — td(SR-SUS) — — td(CMDRSTREADY) Standard Typ. — 160 300 0.2 0.3 — — — — — — — — Max. — 1500 1500 1 1 Unit times µs µs — — — — — 0 — — 2.7 1.8 −20 (6) s s ms ms µs µs 5 + CPU clock × 3 cycles — 30+CPU clock × 1 cycle 30+CPU clock × 1 cycle 5.5 5.5 85 — — — — — V V °C 20 year Notes: 1. Definition of programming/erasure endurance The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited). 2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed). 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number. 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur. 5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative. 6. −40°C for D version. 7. The data hold time includes time that the power supply is off or the clock is not supplied. Suspend request (FMR21 bit) FST7 bit FST6 bit Fixed time Clock-dependent time Access restart td(SR-SUS) FST6, FST7: Bit in FST register FMR21: Bit in FMR2 register Figure 5.2 Time delay until Suspend REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 51 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 5. Electrical Characteristics Table 5.8 Voltage Detection 0 Circuit Characteristics (VCC = 1.8 to 5.5 V and Topr = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.) Parameter Voltage detection level Vdet0_0 (1) Voltage detection level Vdet0_1 (1) Voltage detection level Vdet0_2 (1) Voltage detection level Vdet0_3 (1) (3) Symbol Vdet0 Condition Min. 1.80 2.15 2.70 3.55 Standard Typ. Max. 1.90 2.35 2.85 3.80 6 1.5 — 2.05 2.50 3.05 4.05 150 — 100 Unit V V V V µs µA µs — — td(E-A) Voltage detection 0 circuit response time Voltage detection circuit self power consumption Waiting time until voltage detection circuit operation starts (2) At the falling of Vcc from 5 V to (Vdet0_0 − 0.1) V VCA25 = 1, VCC = 5.0 V — — — Notes: 1. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register. 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0. 3. Time until the voltage monitor 0 reset is generated after the voltage passes Vdet0. Table 5.9 Voltage Detection 1 Circuit Characteristics (VCC = 1.8 to 5.5 V and Topr = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.) Parameter Voltage detection level Vdet1_0 (1) Voltage detection level Vdet1_1 (1) Voltage detection level Vdet1_2 Voltage detection level Vdet1_3 (1) (1) Symbol Vdet1 Condition At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC At the falling of VCC Vdet1_0 to Vdet1_5 selected Vdet1_6 to Vdet1_F selected At the falling of Vcc from 5 V to (Vdet1_0 − 0.1) V VCA26 = 1, VCC = 5.0 V Min. 2.00 2.15 2.30 2.45 2.60 2.75 2.85 3.00 3.15 3.30 3.45 3.60 3.75 3.90 4.05 4.20 — — — — — Standard Typ. Max. 2.20 2.35 2.50 2.65 2.80 2.95 3.10 3.25 3.40 3.55 3.70 3.85 4.00 4.15 4.30 4.45 0.07 0.10 60 1.7 — 2.40 2.55 2.70 2.85 3.00 3.15 3.40 3.55 3.70 3.85 4.00 4.15 4.30 4.45 4.60 4.75 — — 150 — 100 Unit V V V V V V V V V V V V V V V V V V µs µA µs Voltage detection level Vdet1_4 (1) Voltage detection level Vdet1_5 (1) Voltage detection level Vdet1_6 (1) Voltage detection level Vdet1_7 (1) Voltage detection level Vdet1_8 (1) Voltage detection level Vdet1_9 (1) Voltage detection level Vdet1_A (1) Voltage detection level Vdet1_B (1) Voltage detection level Vdet1_C (1) Voltage detection level Vdet1_D (1) Voltage detection level Vdet1_E (1) — Voltage detection level Vdet1_F Hysteresis width at the rising of Vcc in voltage detection 1 circuit (1) — — td(E-A) Voltage detection 1 circuit response time (2) Voltage detection circuit self power consumption Waiting time until voltage detection circuit operation starts (3) Notes: 1. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register. 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1. 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 52 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 5. Electrical Characteristics Table 5.10 Voltage Detection 2 Circuit Characteristics (VCC = 1.8 to 5.5 V and Topr = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.) Parameter Condition Min. 3.70 — — — — Standard Typ. Max. 4.00 0.10 20 1.7 — 4.30 — 150 — 100 Unit V V µs µA µs Symbol Vdet2 — — — td(E-A) At the falling of VCC Voltage detection level Vdet2_0 Hysteresis width at the rising of Vcc in voltage detection 2 circuit At the falling of Vcc from Voltage detection 2 circuit response time (1) 5 V to (Vdet2_0 − 0.1) V Voltage detection circuit self power consumption VCA27 = 1, VCC = 5.0 V Waiting time until voltage detection circuit operation starts (2) Notes: 1. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2. 2. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0. Table 5.11 Power-on Reset Circuit Characteristics (1) (Topr = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.) Parameter External power VCC rise gradient Condition Min. 0 Standard Typ. Max. — 50000 Unit mV/msec Symbol trth Note: 1. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0. Vdet0 (1) External Power VCC 0.5 V tw(por) (2) Voltage detection 0 circuit response time trth trth Vdet0 (1) Internal reset signal 1 × 32 fOCO-S 1 × 32 fOCO-S Notes: 1. Vdet0 indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit in the User’s Manual: Hardware for details. 2. tw(por) indicates the duration the external power VCC must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain tw(por) for 1 ms or more. Figure 5.3 Power-on Reset Circuit Characteristics REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 53 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 5. Electrical Characteristics Table 5.12 High-speed On-Chip Oscillator Circuit Characteristics (VCC = 1.8 to 5.5 V and Topr = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.) Parameter High-speed on-chip oscillator frequency after reset Condition VCC = 1.8 V to 5.5 V −20°C ≤ Topr ≤ 85°C VCC = 1.8 V to 5.5 V −40°C ≤ Topr ≤ 85°C VCC = 1.8 V to 5.5 V −20°C ≤ Topr ≤ 85°C VCC = 1.8 V to 5.5 V −40°C ≤ Topr ≤ 85°C VCC = 1.8 V to 5.5 V −20°C ≤ Topr ≤ 85°C VCC = 1.8 V to 5.5 V −40°C ≤ Topr ≤ 85°C VCC = 5.0 V, Topr = 25°C VCC = 5.0 V, Topr = 25°C Min. 38.4 38.0 35.389 35.020 30.72 30.40 — — Standard Typ. 40 40 36.864 36.864 32 32 0.5 400 Unit Max. 41.6 42.0 38.338 38.707 33.28 33.60 3 — MHz MHz MHz MHz MHz MHz ms µA Symbol — High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register (1) High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register — — Oscillation stability time Self power consumption at oscillation Note: 1. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode. Table 5.13 Low-speed On-Chip Oscillator Circuit Characteristics (VCC = 1.8 to 5.5 V and Topr = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.) Parameter Low-speed on-chip oscillator frequency Oscillation stability time Self power consumption at oscillation Low-speed on-chip oscillator frequency for the watchdog timer Oscillation stability time Self power consumption at oscillation Condition Min. 112.5 — — 60 VCC = 5.0 V, Topr = 25°C VCC = 5.0 V, Topr = 25°C — — Standard Typ. Max. 125 137.5 30 100 3 — 125 30 2 250 100 — Unit kHz µs µA kHz µs µA Symbol fOCO-S — — fOCO-WDT — — VCC = 5.0 V, Topr = 25°C VCC = 5.0 V, Topr = 25°C Table 5.14 Power Supply Circuit Characteristics (VCC = 1.8 to 5.5 V, VSS = 0 V, and Topr = 25°C, unless otherwise specified.) Parameter Time for internal power supply stabilization during power-on (1) Condition Min. — Standard Typ. Max. — 2000 Unit µs Symbol td(P-R) Note: 1. Waiting time until the internal power supply generation circuit stabilizes during power-on. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 54 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 5. Electrical Characteristics Table 5.15 LCD Drive Control Circuit Characteristics (VCC = 1.8 to 5.5 V, VSS = 0 V, and Topr = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.) Parameter Condition VLCD = VL4 R8C/L35C R8C/L36C, R8C/L38C, R8C/L3AC Min. 2.2 VL2 VL1 VL1 1 Setting voltage −0.2 50 — Standard Typ. — — — — — Setting voltage — (Note 2) Max. 5.5 VL4 VL4 VL3 VL2 (3) Setting voltage +0.2 180 — Unit V V V V V V Symbol VLCD VL3 VL2 VL1 — LCD power supply voltage VL3 voltage VL2 voltage VL1 voltage VL1 internally-generated voltage accuracy (1) f(FR) ILCD Frame frequency LCD drive control circuit current Hz µA Notes: 1. The voltage is selected with bits LVLS0 to LVLS3 in the LCR1 register. 2. Refer to Table 5.18 DC Characteristics (2), Table 5.20 DC Characteristics (4), and Table 5.22 DC Characteristics (6). 3. The VL1 voltage should be VCC or below. Table 5.16 Power-Off Mode Characteristics (VCC = 2.2 to 5.5 V, VSS = 0 V, and Topr = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.) Parameter Power-off mode operating supply voltage Condition Min. 2.2 Standard Typ. — Max. 5.5 Unit V Symbol — REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 55 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 5. Electrical Characteristics 5.4 DC Characteristics DC Characteristics (1) [4.0 V ≤ Vcc ≤ 5.5 V] (Topr = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.) Parameter Output “H” voltage Port P10, P11 (1) Other pins XOUT Port P10, P11 (1) Other pins XOUT INT0, INT1, INT2, INT3, INT4, INT5, INT6, INT7, KI0, KI1, KI2, KI3, KI4, KI5, KI6, KI7, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1, TRDIOB1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, TRGCLKA, TRGCLKB, TRGIOA, TRGIOB, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET, WKUP0 VI = 5.0 V, VCC = 5.0 V VI = 0 V, VCC = 5.0 V VI = 0 V, VCC = 5.0 V XIN XCIN During stop mode VCC = 5V VCC = 5V VCC = 5V VCC = 5V VCC = 5V VCC = 5V Condition IOH = −20 mA IOH = −5 mA IOH = −200 µA IOL = 20 mA IOL = 5 mA IOL = 200 µA Min. Standard Typ. — — — — — — 0.5 Max. VCC VCC — 2.0 2.0 0.5 — Unit V V V V V V V Table 5.17 Symbol VOH VCC − 2.0 VCC − 2.0 1.0 — — — 0.05 VOL Output “L” voltage VT+-VT- Hysteresis 0.1 — — 25 — — 1.8 1.0 — — 50 0.3 14 — — 5.0 −5.0 100 — — — V µA µA kΩ MΩ IIH IIL RPULLUP RfXIN RfXCIN VRAM Input “H” current Input “L” current Pull-up resistance Feedback resistance Feedback resistance RAM hold voltage MΩ V Note: 1. This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 56 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 5. Electrical Characteristics Table 5.18 DC Characteristics (2) [4.0 V ≤ Vcc ≤ 5.5 V] (Topr = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.) Condition Standard Other Max Unit Min. Typ. (3) . — — — — — — — — — 7.0 15 mA Oscillation Circuit XIN XCIN (2) Symbol Parameter ICC Power Highsupply speed (1) clock current mode Highspeed on-chip Off oscillator mode Off 20 MHz 16 MHz 10 MHz 20 MHz 16 MHz 10 MHz Off Off Off Off Off Off Off Off Off Off On-Chip Oscillator HighLowSpeed Speed Off 125 kHz Off 125 kHz Off 125 kHz Off 125 kHz Off 125 kHz Off 125 kHz 20 MHz 125 kHz 20 MHz 125 kHz 4 MHz 125 kHz Low-PowerCPU Consumption Clock Setting No — division No — division No — division Divide— by-8 Divide— by-8 Divide— by-8 No — division Divide— by-8 Divide- MSTIIC = 1 by-16 MSTTRD = 1 MSTTRC = 1 MSTTRG = 1 Divide- FMR27 = 1 by-8 VCA20 = 0 5.6 12.5 mA 3.6 3.0 2.2 1.5 7.0 3.0 1 — — — — 15 — — mA mA mA mA mA mA mA LowOff speed on-chip oscillator mode LowOff speed clock mode Off Off Off 125 kHz — 90 400 µA 32 kHz 32 kHz Off Off Off No FMR27 = 1 division VCA20 = 0 No FMSTP = 1 division VCA20 = 0 — VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1 VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0 Flash memory off Program operation on RAM While a WAIT instruction is executed Peripheral clock operation While a WAIT instruction is executed Peripheral clock off — 100 400 µA µA Off Off — 55 — Wait mode Off Off 125 kHz 125 kHz — 15 100 µA Off Off Off — — 4 90 µA Off 32 kHz Off Off — While a WAIT instruction is executed Peripheral clock off Timer RE operation in real-time clock mode Off 32 kHz Off Off — Stop mode Off Off Off Off — VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1 VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1 VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1 — — LCD drive control circuit (4) When external division resistors are used LCD drive control circuit (5) When the internal voltage multiplier is used While a WAIT instruction is executed Peripheral clock off Timer RE operation in real-time clock mode — 7 — µA — 12 — µA — 3.5 — µA Topr = 25°C Peripheral clock off — 2.0 5.0 µA Off Off Off Off — Topr = 85°C Peripheral clock off Topr = 25°C Topr = 85°C — 15 — µA PowerOff off mode Off Notes: 1. 2. 3. 4. 5. Off Off Off Off Off Off — — — 0.02 0.2 — 0.4 — µA µA Vcc = 4.0 V to 5.5 V, single chip mode, output pins are open, and other pins are Vss. XIN is set to square wave input. Vcc = 5.0 V VLCD = Vcc, external division resistors are used for VL4 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors. The internal voltage multiplier is used, bits LVLS3 to LVLS0 in the LCR1 register = 1011b, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 57 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 5. Electrical Characteristics Table 5.19 DC Characteristics (3) [2.7 V ≤ Vcc < 4.0 V] (Topr = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.) Parameter Condition IOH = −5 mA IOH = −1 mA IOH = −200 µA IOL = 5 mA IOL = 1 mA IOL = 200 µA Min. Standard Typ. — — — — — — 0.4 Max. VCC VCC — 0.5 0.5 0.5 — Unit V V V V V V V Symbol VOH VOL Output “H” voltage Port P10, P11 (1) Other pins XOUT Output “L” voltage Port P10, P11 (1) Other pins XOUT VCC − 0.5 VCC − 0.5 1.0 — — — 0.05 VT+-VT- Hysteresis INT0, INT1, INT2, INT3, INT4, INT5, INT6, INT7, KI0, KI1, KI2, KI3, KI4, KI5, KI6, KI7, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1, TRDIOB1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, TRGCLKA, TRGCLKB, TRGIOA, TRGIOB, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET, WKUP0 VI = 3.0 V, VCC = 3.0 V VI = 0 V, VCC = 3.0 V VI = 0 V, VCC = 3.0 V XIN XCIN During stop mode 0.1 — — 30 — — 1.8 0.8 — — 100 0.3 14 — — 5.0 −5.0 170 — — — V µA µA kΩ MΩ IIH IIL RPULLUP RfXIN RfXCIN VRAM Input “H” current Input “L” current Pull-up resistance Feedback resistance Feedback resistance RAM hold voltage MΩ V Note: 1. This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 58 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 5. Electrical Characteristics Table 5.20 DC Characteristics (4) [2.7 V ≤ Vcc < 4.0 V] (Topr = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.) Condition Standard Other Max Unit Min. Typ. (3) . — — — — — — — — — 7.0 14.5 mA 3.6 3.0 1.5 10 — — mA mA mA Oscillation Circuit XIN XCIN (2) Symbol Parameter ICC Power Highsupply speed (1) clock current mode Highspeed on-chip Off oscillator mode Off 20 MHz 10 MHz 20 MHz 10 MHz Off Off Off Off Off Off Off Off Off Off Off Off On-Chip Oscillator HighLowSpeed Speed Off 125 kHz Off 125 kHz Off 125 kHz Off 125 kHz 20 MHz 125 kHz 20 MHz 125 kHz 10 MHz 125 kHz 10 MHz 125 kHz 4 MHz 125 kHz Off 125 kHz Low-PowerCPU Consumption Clock Setting No — division No — division Divide— by-8 Divide— by-8 No — division Divide— by-8 No — division Divide— by-8 Divide- MSTIIC = 1 by-16 MSTTRD = 1 MSTTRC = 1 MSTTRG = 1 Divide- FMR27 = 1 by-8 VCA20 = 0 7.0 14.5 mA 3.0 4.0 1.7 1 — — — — mA mA mA mA LowOff speed on-chip oscillator mode LowOff speed clock mode Off Off — 85 390 µA 32 kHz 32 kHz Off Off Off No FMR27 = 1 division VCA20 = 0 No FMSTP = 1 division VCA20 = 0 — VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1 VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0 Flash memory off Program operation on RAM While a WAIT instruction is executed Peripheral clock operation While a WAIT instruction is executed Peripheral clock off — 90 400 µA µA µA Off Off — 50 — Wait mode Off Off 125 kHz 125 kHz — 15 90 Off Off Off — — 5 80 µA Off 32 kHz Off Off — While a WAIT instruction is executed Peripheral clock off Timer RE operation in real-time clock mode Off 32 kHz Off Off — Stop mode Off Off Off Off — Off Off Off Off — PowerOff off mode Off Notes: 1. 2. 3. 4. 5. Off Off Off Off Off Off — — VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1 VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1 VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1 — — LCD drive control circuit (4) When external division resistors are used LCD drive control circuit (5) When the internal voltage multiplier is used While a WAIT instruction is executed Peripheral clock off Timer RE operation in real-time clock mode — 5 — µA — 11 — µA — 3.5 — µA Topr = 25°C Peripheral clock off Topr = 85°C Peripheral clock off Topr = 25°C Topr = 85°C — 2 5.0 µA — 13.0 — µA — 0.02 0.2 — 0.3 — µA µA Vcc = 2.7 V to 4.0 V, single chip mode, output pins are open, and other pins are Vss. XIN is set to square wave input. Vcc = 3.0 V VLCD = Vcc, external division resistors are used for VL4 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors. The internal voltage multiplier is used, bits LVLS3 to LVLS0 in the LCR1 register = 1011b, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 59 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 5. Electrical Characteristics Table 5.21 DC Characteristics (5) [1.8 V ≤ Vcc < 2.7 V] (Topr = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.) Parameter Condition IOH = −2 mA IOH = −1 mA IOH = −200 µA IOL = 2 mA IOL = 1 mA IOL = 200 µA Min. Standard Typ. — — — — — — 0.4 Max. VCC VCC — 0.5 0.5 0.5 — Unit V V V V V V V Symbol VOH Output “H” voltage Port P10, P11 (1) Other pins XOUT Port P10, P11 (1) Other pins XOUT INT0, INT1, INT2, INT3, INT4, INT5, INT6, INT7, KI0, KI1, KI2, KI3, KI4, KI5, KI6, KI7, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1, TRDIOB1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, TRGCLKA, TRGCLKB, TRGIOA, TRGIOB, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET, WKUP0 VCC − 0.5 VCC − 0.5 1.0 — — — 0.05 VOL Output “L” voltage VT+-VT- Hysteresis 0.1 VI = 1.8 V, VCC = 1.8 V VI = 0 V, VCC = 1.8 V VI = 0 V, VCC = 1.8 V — — 60 — — During stop mode 1.8 0.8 — — 160 0.3 14 — — 4.0 −4.0 420 — — — V µA µA kΩ MΩ IIH IIL RPULLUP RfXIN RfXCIN VRAM Input “H” current Input “L” current Pull-up resistance Feedback resistance Feedback resistance RAM hold voltage XIN XCIN MΩ V Note: 1. This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 60 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 5. Electrical Characteristics Table 5.22 DC Characteristics (6) [1.8 V ≤ Vcc < 2.7 V] (Topr = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.) Condition Standard Other Max Unit Min. Typ. (3) . — — — — — 2.2 0.8 2.5 1.7 1 — — 10 — — mA mA mA mA mA Oscillation Circuit XIN XCIN (2) Symbol Parameter ICC Power Highsupply speed (1) clock current mode Highspeed on-chip Off oscillator mode Off 5 MHz 5 MHz Off Off Off Off Off Off On-Chip Oscillator HighLowSpeed Speed Off 125 kHz Off 125 kHz 5 MHz 125 kHz 5 MHz 125 kHz 4 MHz 125 kHz Low-PowerCPU Consumption Clock Setting No — division Divide— by-8 No — division Divide— by-8 Divide- MSTIIC = 1 by-16 MSTTRD = 1 MSTTRC = 1 MSTTRG = 1 Divide- FMR27 = 1 by-8 VCA20 = 0 LowOff speed on-chip oscillator mode LowOff speed clock mode Off Off Off 125 kHz — 90 300 µA 32 kHz 32 kHz Off Off Off No FMR27 = 1 division VCA20 = 0 No FMSTP = 1 division VCA20 = 0 — VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1 VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0 Flash memory off Program operation on RAM While a WAIT instruction is executed Peripheral clock operation — 90 400 µA µA µA Off Off — 45 — Wait mode Off Off 125 kHz — 15 90 Off Off Off 125 kHz — While a WAIT instruction is executed Peripheral clock off — 4 80 µA Off 32 kHz Off Off — While a WAIT instruction is executed Peripheral clock off Timer RE operation in real-time clock mode Off 32 kHz Off Off — Stop mode Off Off Off Off — Off Off Off Off — PowerOff off mode Off Notes: 1. 2. 3. 4. 5. Off Off Off Off Off Off — — VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1 VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1 VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1 — — LCD drive control circuit (4) When external division resistors are used LCD drive control circuit (5) When the internal voltage multiplier is used While a WAIT instruction is executed Peripheral clock off Timer RE operation in real-time clock mode — 4 — µA — 11 — µA — 3.5 — µA Topr = 25°C Peripheral clock off Topr = 85°C Peripheral clock off Topr = 25°C Topr = 85°C — 2.0 5.0 µA — 13 — µA — 0.02 0.2 — 0.3 — µA µA Vcc = 1.8 V to 2.7 V, single chip mode, output pins are open, and other pins are Vss. XIN is set to square wave input. Vcc = 2.2 V VLCD = Vcc, external division resistors are used for VL4 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open.The standard value does not include the current that flows through external division resistors. The internal voltage multiplier is used, bits LVLS3 to LVLS0 in the LCR1 register = 1011b, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 61 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 5. Electrical Characteristics 5.5 AC Characteristics Timing Requirements of Synchronous Serial Communication Unit (SSU) (VCC = 1.8 to 5.5 V, VSS = 0 V, and Topr = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.) Parameter SSCK clock cycle time SSCK clock “H” width SSCK clock “L” width SSCK clock rising time SSCK clock falling time Conditions Min. 4 0.4 0.4 Master Slave Master — — — — 100 1 1tCYC + 50 1tCYC + 50 — 2.7 V ≤ VCC ≤ 5.5 V 1.8 V ≤ VCC < 2.7 V 2.7 V ≤ VCC ≤ 5.5 V 1.8 V ≤ VCC < 2.7 V — — — — Standard Typ. — — — — — — — — — — — — — — — — Max. — 0.6 0.6 1 1 1 1 — — — — 1 1.5tCYC + 100 1.5tCYC + 200 1.5tCYC + 100 1.5tCYC + 200 Unit tCYC (1) tSUCYC tSUCYC tCYC (1) µs tCYC (1) µs ns tCYC (1) ns ns tCYC (1) ns ns ns ns Table 5.23 Symbol tSUCYC tHI tLO tRISE tFALL tSU tH tLEAD tLAG tOD tSA tOR Slave SSO, SSI data input setup time SSO, SSI data input hold time SCS setup time Slave Slave SCS hold time SSO, SSI data output delay time SSI slave access time SSI slave out open time Note: 1. 1tCYC = 1/f1(s) REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 62 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 5. Electrical Characteristics 4-Wire Bus Communication Mode, Master, CPHS = 1 SCS (output) VIH or VOH VIL or VOL tHI tFALL tRISE SSCK (output) (CPOS = 1) tLO tHI SSCK (output) (CPOS = 0) tLO tSUCYC SSO (output) tOD SSI (input) tSU tH 4-Wire Bus Communication Mode, Master, CPHS = 0 SCS (output) VIH or VOH VIL or VOL tHI tFALL tRISE SSCK (output) (CPOS = 1) tLO tHI SSCK (output) (CPOS = 0) tLO tSUCYC SSO (output) tOD SSI (input) tSU tH CPHS, CPOS: Bits in SSMR register Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master) REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 63 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 5. Electrical Characteristics 4-Wire Bus Communication Mode, Slave, CPHS = 1 SCS (input) VIH or VOH VIL or VOL tLEAD tHI tFALL tRISE tLAG SSCK (input) (CPOS = 1) tLO tHI SSCK (input) (CPOS = 0) tLO tSUCYC SSO (input) tSU tH SSI (output) tSA tOD tOR 4-Wire Bus Communication Mode, Slave, CPHS = 0 SCS (input) VIH or VOH VIL or VOL tLEAD tHI tFALL tRISE tLAG SSCK (input) (CPOS = 1) tLO tHI SSCK (input) (CPOS = 0) tLO tSUCYC SSO (input) tSU tH SSI (output) tSA tOD tOR CPHS, CPOS: Bits in SSMR register Figure 5.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave) REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 64 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 5. Electrical Characteristics tHI VIH or VOH SSCK VIL or VOL tLO tSUCYC SSO (output) tOD SSI (input) tSU tH Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode) REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 65 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 5. Electrical Characteristics Table 5.24 Timing Requirements of I2C bus Interface (1) (VCC = 1.8 to 5.5 V, VSS = 0 V, and Topr = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.) Parameter SCL input cycle time SCL input “H” width SCL input “L” width SCL, SDA input fall time SCL, SDA input spike pulse rejection time SDA input bus-free time Start condition input hold time Retransmit start condition input setup time Stop condition input setup time Data input setup time Data input hold time Condition Standard Min. 12tCYC + 600 (1) 3tCYC + 300 (1) 5tCYC + 500 — — 5tCYC (1) 3tCYC (1) 3tCYC (1) 3tCYC (1) 1tCYC + 40 (1) 10 (1) Symbol tSCL tSCLH tSCLL tsf tSP tBUF tSTAH tSTAS tSTOP tSDAS tSDAH Typ. — — — — — — — — — — — Max. — — — 300 1tCYC (1) — — — — — — Unit ns ns ns ns ns ns ns ns ns ns ns Note: 1. 1tCYC = 1/f1(s) SDA tBUF VIH VIL tSTAH tSCLH tSP tSTOP tSTAS SCL P(2) S(1) tsf tSCLL tSCL Notes: 1. Start condition 2. Stop condition 3. Retransmit start condition Sr(3) tsr tSDAH tSDAS P(2) Figure 5.7 I/O Timing of I2C bus Interface REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 66 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 5. Electrical Characteristics Table 5.25 External Clock Input (XIN, XCIN) (VCC = 1.8 to 5.5 V, VSS = 0 V, and Topr = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.) Standard Parameter XIN input cycle time XIN input “H” width XIN input “L” width XCIN input cycle time XCIN input “H” width XCIN input “L” width VCC = 2.2V, Topr = 25°C VCC = 3V, Topr = 25°C VCC = 5V, Topr = 25°C Symbol tc(XIN) tWH(XIN) tWL(XIN) tc(XCIN) tWH(XCIN) tWL(XCIN) Unit ns ns ns µs µs µs Min. 200 90 90 14 7 7 Max. — — — — — — Min. 50 24 24 14 7 7 Max. — — — — — — Min. 50 24 24 14 7 7 Max. — — — — — — tWH(XIN), tWH(XCIN) tC(XIN), tC(XCIN) External Clock Input tWL(XIN), tWL(XCIN) Figure 5.8 Table 5.26 External Clock Input Timing Diagram Timing Requirements of TRAIO (VCC = 1.8 to 5.5 V, VSS = 0 V and Topr = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.) Standard Parameter TRAIO input cycle time TRAIO input “H” width TRAIO input “L” width VCC = 2.2V, Topr = 25°C VCC = 3V, Topr = 25°C VCC = 5V, Topr = 25°C Symbol tc(TRAIO) tWH(TRAIO) tWL(TRAIO) Unit ns ns ns Min. 500 200 200 Max. — — — Min. 300 120 120 Max. — — — Min. 100 40 40 Max. — — — tC(TRAIO) tWH(TRAIO) TRAIO input tWL(TRAIO) Figure 5.9 Input Timing of TRAIO REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 67 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group 5. Electrical Characteristics Table 5.27 Timing Requirements of Serial Interface (VCC = 1.8 to 5.5 V, VSS = 0 V, and Topr = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.) Parameter VCC = 2.2V, Topr = 25°C Min. Max. 800 — 400 — 400 — — 200 0 — 150 — 90 — Standard VCC = 3V, Topr = 25°C Min. Max. 300 — 150 — 150 — — 80 0 — 70 — 90 — VCC = 5V, Topr = 25°C Min. Max. 200 — 100 — 100 — — 50 0 — 50 — 90 — Unit ns ns ns ns ns ns ns Symbol tc(CK) tW(CKH) tW(CKL) td(C-Q) th(C-Q) tsu(D-C) th(C-D) i = 0 to 2 CLKi input cycle time CLKi input “H” width CLKi input “L” width TXDi output delay time TXDi hold time RXDi input setup time RXDi input hold time tC(CK) tW(CKH) CLKi tW(CKL) th(C-Q) TXDi td(C-Q) tsu(D-C) th(C-D) RXDi i = 0 to 2 Figure 5.10 Input and Output Timing of Serial Interface Table 5.28 Timing Requirements of External Interrupt INTi (i = 0 to 7) and Key Input Interrupt KIi (i = 0 to 7) (VCC = 1.8 to 5.5 V, VSS = 0 V, and Topr = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.) Standard Parameter VCC = 2.2V, Topr = 25°C VCC = 3V, Topr = 25°C VCC = 5V, Topr = 25°C Symbol tW(INH) tW(INL) Unit ns ns Min. INTi input “H” width, KIi input “H” width INTi input “L” width, KIi input “L” width 1000 (1) 1000 (2) Max. — — Min. 380 (1) 380 (2) Max. — — Min. 250 (1) 250 (2) Max. — — Notes: 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater. 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater. INTi input (i = 0 to 7) KIi input (i = 0 to 7) tW(INL) tW(INH) Figure 5.11 Input Timing of External Interrupt INTi and Key Input Interrupt KIi REJ03B0293-0100 Rev.1.00 Jun 25, 2010 Page 68 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group Package Dimensions Package Dimensions Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Electronics web site. JEITA Package Code P-LQFP52-10x10-0.65 RENESAS Code PLQP0052JA-A Previous Code 52P6A-A MASS[Typ.] 0.3g HD *1 39 D 27 40 26 bp b1 NOTE) 1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET. *2 HE E c1 c Reference Symbol Dimension in Millimeters 14 1 ZD Index mark 13 ZE 52 Terminal cross section S A2 A c F e yS L *3 bp x Detail F L1 D E A2 HD HE A A1 bp b1 c c1 e x y ZD ZE L L1 Nom 10.0 10.0 1.4 11.8 12.0 11.8 12.0 0.05 0.27 0.09 0° Min 9.9 9.9 Max 10.1 10.1 0.35 12.2 12.2 1.7 0.1 0.15 0.32 0.37 0.30 0.145 0.20 0.125 8° 0.65 0.13 0.10 1.1 1.1 0.5 0.65 1.0 REJ03B0293-0100 Rev.1.00 Jun 25, 2010 A1 Page 69 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group Package Dimensions JEITA Package Code P-LQFP64-10x10-0.50 RENESAS Code PLQP0064KB-A Previous Code 64P6Q-A / FP-64K / FP-64KV MASS[Typ.] 0.3g HD *1 48 D 33 NOTE) 1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET. bp b1 49 32 HE E Reference Symbol *2 c1 Dimension in Millimeters c 64 1 Index mark ZD 16 A2 e *3 A1 yS bp x A c S ZE 17 Terminal cross section F D E A2 HD HE A A1 bp b1 c c1 e x y ZD ZE L L1 L L1 Detail F Min Nom Max 9.9 10.0 10.1 9.9 10.0 10.1 1.4 11.8 12.0 12.2 11.8 12.0 12.2 1.7 0.05 0.1 0.15 0.15 0.20 0.25 0.18 0.09 0.145 0.20 0.125 0° 8° 0.5 0.08 0.08 1.25 1.25 0.35 0.5 0.65 1.0 JEITA Package Code P-LQFP64-14x14-0.80 RENESAS Code PLQP0064GA-A Previous Code 64P6U-A/  MASS[Typ.] 0.7g HD *1 D 48 33 NOTE) 1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET. 49 32 bp b1 c1 HE E c Reference Symbol *2 Dimension in Millimeters Terminal cross section 64 17 1 ZD Index mark 16 F A1 S L L1 D E A2 HD HE A A1 bp b1 c c1 e x y ZD ZE L L1 yS e *3 bp x Detail F Min Nom Max 13.9 14.0 14.1 13.9 14.0 14.1 1.4 15.8 16.0 16.2 15.8 16.0 16.2 1.7 0.1 0.2 0 0.32 0.37 0.42 0.35 0.09 0.145 0.20 0.125 0° 8° 0.8 0.20 0.10 1.0 1.0 0.3 0.5 0.7 1.0 ZE A A2 REJ03B0293-0100 Rev.1.00 Jun 25, 2010 c Page 70 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group Package Dimensions JEITA Package Code P-LQFP80-12x12-0.50 RENESAS Code PLQP0080KB-A Previous Code 80P6Q-A MASS[Typ.] 0.5g HD *1 D 60 41 NOTE) 1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET. 61 40 bp b1 c1 *2 HE E c Reference Symbol Dimension in Millimeters Terminal cross section 80 21 1 ZD Index mark 20 F S A2 A c D E A2 HD HE A A1 bp b1 c c1 e x y ZD ZE L L1 yS e bp A1 *3 x L L1 Detail F Min Nom Max 11.9 12.0 12.1 11.9 12.0 12.1 1.4 13.8 14.0 14.2 13.8 14.0 14.2 1.7 0.1 0.2 0 0.15 0.20 0.25 0.18 0.09 0.145 0.20 0.125 0° 10° 0.5 0.08 0.08 1.25 1.25 0.3 0.5 0.7 1.0 JEITA Package Code P-LQFP80-14x14-0.65 RENESAS Code PLQP0080JA-A Previous Code FP-80W / FP-80WV ZE MASS[Typ.] 0.6g HD *1 D 60 41 61 40 NOTE) 1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET. bp HE b1 Reference Symbol E Dimension in Millimeters *2 Terminal cross section 80 21 1 20 ZD Index mark A2 A F S L L1 yS e *3 bp Detail F ×M D E A2 HD HE A A1 bp b1 c c1 θ e x y ZD ZE L L1 Min Nom Max 13.9 14.0 14.1 13.9 14.0 14.1 1.4 15.8 16.0 16.2 15.8 16.0 16.2 1.7 0.05 0.1 0.15 0.27 0.32 0.37 0.30 0.09 0.145 0.20 0.125 0° 8° 0.65 0.13 0.10 0.825 0.825 0.35 0.5 0.65 1.0 c1 ZE c c REJ03B0293-0100 Rev.1.00 Jun 25, 2010 A1 θ Page 71 of 72 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group Package Dimensions JEITA Package Code P-LQFP100-14x14-0.50 RENESAS Code PLQP0100KB-A Previous Code 100P6Q-A / FP-100U / FP-100UV MASS[Typ.] 0.6g HD *1 D 75 51 NOTE) 1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET. 76 50 bp b1 HE E Reference Symbol *2 Dimension in Millimeters c1 c Terminal cross section 1 Index mark ZD 25 F S A2 A ZE 100 26 D E A2 HD HE A A1 bp b1 c c1 c A1 yS e *3 bp L L1 Detail F x e x y ZD ZE L L1 Min Nom Max 13.9 14.0 14.1 13.9 14.0 14.1 1.4 15.8 16.0 16.2 15.8 16.0 16.2 1.7 0.05 0.1 0.15 0.15 0.20 0.25 0.18 0.09 0.145 0.20 0.125 0° 8° 0.5 0.08 0.08 1.0 1.0 0.35 0.5 0.65 1.0 JEITA Package Code P-QFP100-14x20-0.65 RENESAS Code PRQP0100JD-B Previous Code 100P6F-A MASS[Typ.] 1.8g HD *1 80 D 51 81 50 NOTE) 1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET. *2 HE E Reference Dimension in Millimeters Symbol ZE 100 31 1 ZD Index mark 30 F c A2 S L e yS *3 bp x Detail F D E A2 HD HE A A1 bp c e x y ZD ZE L Min Nom Max 19.8 20.0 20.2 13.8 14.0 14.2 2.8 22.5 22.8 23.1 16.5 16.8 17.1 3.05 0.1 0.2 0 0.25 0.3 0.4 0.13 0.15 0.2 0° 10° 0.65 0.13 0.10 0.575 0.825 0.4 0.6 0.8 REJ03B0293-0100 Rev.1.00 Jun 25, 2010 A1 A Page 72 of 72 REVISION HISTORY Rev. 0.10 0.20 Date Oct 30, 2009 Mar 12, 2010 R8C/L35C Group, R8C/L36C Group, R8C/L38C Group, R8C/L3AC Group Datasheet Page — 6 7 7 to 10 24 29 Description Summary First Edition issued Table 1.6 Function deleted, Current consumption revised 1.2 “of R8C/Lx Series” → “for Each Group” Tables 1.7 to 1.10 revised Table 1.15 “Voltage detection circuit” deleted 4. Special Function Registers (SFRs) “The description offered in this chapter is based on the R8C/L3AC Group.” added 5. Electrical Characteristics added “Preliminary” and “Under development” deleted 1.1 revised Tables 1.7 to 1.10 revised Tables 5.1 Note 2 added Table 5.15 Note 3 added Package Dimensions revised 1.00 Jun 25, 2010 45 to 68 — 1 7 to 10 45 55 69 to 72 All trademarks and registered trademarks are the property of their respective owners. C-1 General Precautions in the Handling of MPU/MCU Products The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence. 1. Handling of Unused Pins Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.  The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual. 2. Processing at Power-on The state of the product is undefined at the moment when power is supplied.  The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified. 3. Prohibition of Access to Reserved Addresses Access to reserved addresses is prohibited.  The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed. 4. Clock Signals After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.  When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable. 5. Differences between Products Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.  The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products. Notice 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website. 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others. 3. 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information. 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein. 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc. "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots. "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support. "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life. 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges. 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you. 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations. 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics. 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) (Note 2) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries. "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics. SALES OFFICES Refer to "http://www.renesas.com/" for the latest and detailed information. Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327 Renesas Electronics (China) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898 Renesas Electronics Hong Kong Limited Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2886-9318, Fax: +852 2886-9022/9044 Renesas Electronics Taiwan Co., Ltd. 7F, No. 363 Fu Shing North Road Taipei, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670 Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001 Renesas Electronics Malaysia Sdn.Bhd. Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141 http://www.renesas.com © 2010 Renesas Electronics Corporation. All rights reserved. Colophon 1.0