NOT RECOMMENDED FOR NEW DESIGNS
NO RECOMMENDED REPLACEMENT
contact our Technical Support Center at
1-888-INTERSIL or www.intersil.com/tsc
X9418
DATASHEET
FN8194
Rev 2.00
October 12, 2006
Low Noise/Low Power/2-Wire Bus Dual Digitally Controlled Potentiometers
(XDCP™)
FEATURES
DESCRIPTION
• Two potentiometers in one package
• 2-wire serial interface
• Register oriented format
—Direct Read/Write/Transfer Wiper Position
—Store as many as Four Positions per
Potentiometer
• Power supplies
—VCC = 2.7V to 5.5V
—V+ = 2.7V to 5.5V
—V– = -2.7V to -5.5V
• Low power CMOS
—Standby current < 1µA
—Ideal for Battery Operated Applications
• High reliability
—Endurance–100,000 Data Changes per Bit per
Register
—Register Data Retention–100 years
• 8-bytes of nonvolatile memory
• 2.5k, 10k resistor array
• Resolution: 64 taps each potentiometer
• 24-pin plastic DIP, 24-lead TSSOP and 24-lead
SOIC packages
• Pb-Free plus anneal available (RoHS compliant)
The X9418 integrates two digitally controlled
potentiometers (XDCP) on a monolithic CMOS
integrated microcircuit.
The digitally controlled potentiometer is implemented
using 63 resistive elements in a series array. Between
each element are tap points connected to the wiper
terminal through switches. The position of the wiper on
the array is controlled by the user through the 2-wire
bus interface. Each potentiometer has associated with
it a volatile Wiper Counter Register (WCR) and 4
nonvolatile Data Registers (DR0:DR3) that can be
directly written to and read by the user. The contents
of the WCR controls the position of the wiper on the
resistor array through the switches. Power up recalls
the contents of DR0 to the WCR.
The XDCP can be used as a three-terminal
potentiometer or as a two-terminal variable resistor in
a wide variety of applications including control,
parameter adjustments, and signal processing.
BLOCK DIAGRAM
VCC
V+
VSS
V-
R0 R1
WP
R2 R3
SCL
SDA
A0
A1
A2
A3
VL0/RL0
VW0/RW0
Interface
and
Control
Circuitry
8
VW1/RW1
Data
R0 R1
R2 R3
FN8194 Rev 2.00
October 12, 2006
VH0/RH0
Wiper
Counter
Register
(WCR)
Wiper
Counter
Register
(WCR)
Resistor
Array
XDCP1
VH1/RH1
VL1/RL1
Page 1 of 20
X9418
Ordering Information
PART NUMBER
PART MARKING
X9418WV24*
X9418WV
X9418WV24Z* (Note)
X9418WV Z
VCC LIMITS
(V)
5 ±10%
2.7 to 5.5
POTENTIOMET
TEMPERATU
ER
ORGANIZATION RE RANGE
(°C)
(k)
10
10
PACKAGE
PKG. DWG. #
0 to +70
24 Ld TSSOP (4.4MM)
MDP0044
0 to +70
24 Ld TSSOP (4.4MM) (Pb-free) MDP0044
X9418WP24I-2.7
X9418WP G
-40 to +85
24 Ld PDIP
E24.6
X9418WS24I-2.7
X9418WS G
-40 to +85
24 Ld SOIC (300MIL)
M24.3
X9418WS24IZ-2.7 (Note)
X9418WS ZG
-40 to +85
24 Ld SOIC (300MIL) (Pb-free)
M24.3
X9418WV24-2.7*
X9418WV F
24 Ld TSSOP (4.4MM)
MDP0044
0 to +70
X9418WV24Z-2.7* (Note) X9418WV ZF
0 to +70
24 Ld TSSOP (4.4MM) (Pb-free) MDP0044
X9418WV24I-2.7
X9418WV G
-40 to +85
24 Ld TSSOP (4.4MM)
X9418WV24IZ-2.7 (Note)
X9418WV ZG
-40 to +85
24 Ld TSSOP (4.4MM) (Pb-free) MDP0044
X9418YS24-2.7
X9418YS F
2.5
0 to +70
MDP0044
24 Ld SOIC (300MIL)
M24.3
X9418YS24Z-2.7 (Note)
X9418YS ZF
0 to +70
24 Ld SOIC (300MIL) (Pb-free)
M24.3
X9418YS24I-2.7
X9418YS G
-40 to +85
24 Ld SOIC (300MIL)
M24.3
X9418YS24IZ-2.7 (Note)
X9418YS ZG
-40 to +85
24 Ld SOIC (300MIL) (Pb-free)
M24.3
X9418YV24I-2.7*
X9418YV G
-40 to +85
24 Ld TSSOP (4.4MM)
MDP0044
-40 to +85
24 Ld TSSOP (4.4MM) (Pb-free) MDP0044
X9418YV24IZ-2.7* (Note) X9418YV ZG
*Add "T1" suffix for tape and reel.
NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin
plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are
MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
PIN DESCRIPTIONS
Potentiometer Pins
Host Interface Pins
VH/RH (VH0/RH0 - VH1/RH1), VL/RL (VL0/RL0 - VL1/RL1)
Serial Clock (SCL)
The VH/RH and VL/RL inputs are equivalent to the
terminal connections on either end of a mechanical
potentiometer.
The SCL input is used to clock data into and out of the
X9418.
Serial Data (SDA)
SDA is a bidirectional pin used to transfer data into and
out of the device. It is an open drain output and may be
wire-ORed with any number of open drain or open
collector outputs. An open drain output requires the use
of a pull-up resistor. For selecting typical values, refer to
the guidelines for calculating typical values on the bus
pull-up resistors graph.
Device Address (A0 - A3)
The Address inputs are used to set the least significant 4
bits of the 8-bit slave address. A match in the slave
address serial data stream must be made with the
Address input in order to initiate communication with the
X9418. A maximum of 16 devices may occupy the 2wire serial bus.
FN8194 Rev 2.00
October 12, 2006
VW/RW (VW0/RW0 - VW1/RW1)
The wiper outputs are equivalent to the wiper output of a
mechanical potentiometer.
Hardware Write Protect Input (WP)
The WP pin when low prevents nonvolatile writes to the
Data Registers.
Analog Supplies V+, VThe Analog Supplies V+, V- are the supply voltages for
the XDCP analog section.
Page 2 of 20
X9418
PIN CONFIGURATION
PRINCIPLES OF OPERATION
DIP/SOIC
VCC
RL0/VL0
RH0/VH0
RW0/VW0
A2
WP
SDA
A1
RL1/VL1
RH1/VH1
RW1/VW1
VSS
1
24
2
23
3
22
4
21
5
20
6
19
X9418
7
18
8
17
9
16
10
5
11
14
12
13
V+
NC
NC
NC
A0
NC
A3
SCL
NC
NC
NC
V-
TSSOP
SDA
A1
RL1/VL1
RH1/VH1
RW1/VW1
VSS
NC
NC
NC
VSCL
A3
1
24
2
23
3
22
4
21
5
20
6
19
X9418
7
18
8
17
9
16
10
15
14
11
13
12
WP
A2
VW0/RW0
VH0/RH0
VL0/RL0
VCC
NC
NC
NC
V+
A0
NC
PIN NAMES
Symbol
Description
SCL
Serial Clock
SDA
Serial Data
A0 - A3
Device Address
VH0/RH0 - VH1/RH1,
VL0/RL0 - VL1/RL1
Potentiometer Pins
(terminal equivalent)
VW0/RW0 VW1/RW1
Potentiometer Pins
(wiper equivalent)
WP
Hardware Write Protection
V+,V-
Analog Supplies
VCC
System Supply Voltage
VSS
System Ground
NC
No Connection
FN8194 Rev 2.00
October 12, 2006
The X9418 is a highly integrated microcircuit
incorporating two resistor arrays and their associated
registers and counters and the serial interface logic
providing direct communication between the host and
the XDCP potentiometers.
Serial Interface
The X9418 supports a bidirectional bus oriented
protocol. The protocol defines any device that sends
data onto the bus as a transmitter and the receiving
device as the receiver. The device controlling the
transfer is a master and the device being controlled is
the slave. The master will always initiate data transfers
and provide the clock for both transmit and receive
operations. Therefore, the X9418 will be considered a
slave device in all applications.
Clock and Data Conventions
Data states on the SDA line can change only during SCL
LOW periods (tLOW). SDA state changes during SCL
HIGH are reserved for indicating start and stop
conditions.
Start Condition
All commands to the X9418 are preceded by the start
condition, which is a HIGH to LOW transition of SDA
while SCL is HIGH (tHIGH). The X9418 continuously
monitors the SDA and SCL lines for the start condition
and will not respond to any command until this condition
is met.
Stop Condition
All communications must be terminated by a stop
condition, which is a LOW to HIGH transition of SDA
while SCL is HIGH.
Acknowledge
Acknowledge is a software convention used to provide a
positive handshake between the master and slave
devices on the bus to indicate the successful receipt of
data. The transmitting device, either the master or the
slave, will release the SDA bus after transmitting eight
bits. The master generates a ninth clock cycle and
during this period the receiver pulls the SDA line LOW to
acknowledge that it successfully received the eight bits
of data.
Page 3 of 20
X9418
The X9418 will respond with an acknowledge after
recognition of a start condition and its slave address and
once again after successful receipt of the command
byte. If the command is followed by a data byte the
X9418 will respond with a final acknowledge.
Array Description
The X9418 is comprised of two resistor arrays. Each
array contains 63 discrete resistive segments that are
connected in series. The physical ends of each array are
equivalent to the fixed terminals of a mechanical
potentiometer (VH/RH and VL/RL inputs).
At both ends of each array and between each resistor
segment is a CMOS switch connected to the wiper
(VW/RW) output. Within each individual array only one
switch may be turned on at a time. These switches are
controlled by the Wiper Counter Register (WCR). The
six bits of the WCR are decoded to select, and enable,
one of sixty-four switches.
The WCR may be written directly, or it can be changed
by transferring the contents of one of four associated
Data Registers into the WCR. These Data Registers and
the WCR can be read and written by the host system.
Following a start condition the master must output the
address of the slave it is accessing. The most significant
four bits of the slave address are the device type
identifier (refer to Figure 1 below). For the X9418 this is
fixed as 0101[B].
Device Type
Identifier
0
Nonvolatile Write
Command Completed
Enter ACK Polling
Issue
START
Issue Slave
Address
1
Issue STOP
NO
YES
Further
Operation?
NO
YES
Figure 1. Slave Address
1
Flow 1. ACK Polling Sequence
ACK
Returned?
Device Addressing
0
Once the stop condition is issued to indicate the end of
the nonvolatile write command the X9418 initiates the
internal write cycle. ACK polling can be initiated
immediately. This involves issuing the start condition
followed by the device slave address. If the X9418 is still
busy with the write operation no ACK will be returned. If
the X9418 has completed the write operation an ACK
will be returned, and the master can then proceed with
the next operation.
A3
A2
A1
A0
Device Address
The next four bits of the slave address are the device
address. The physical device address is defined by the
state of the A0 - A3 inputs. The X9418 compares the
serial data stream with the address input state; a
successful compare of all four address bits is required
for the X9418 to respond with an acknowledge. The A0 A3 inputs can be actively driven by CMOS input signals
or tied to VCC or VSS.
Issue
Instruction
Issue STOP
Proceed
Proceed
Instruction Structure
The next byte sent to the X9418 contains the instruction
and register pointer information. The four most significant
bits are the instruction. The next four bits point to one of
the two pots and when applicable they point to one of
four associated registers. The format is shown Figure 2.
Acknowledge Polling
The disabling of the inputs, during the internal
nonvolatile write operation, can be used to take
advantage of the typical 5ms EEPROM write cycle time.
FN8194 Rev 2.00
October 12, 2006
Page 4 of 20
X9418
or it may occur globally, wherein the transfer occurs
between both of the potentiometers and one of their
associated registers.
Figure 2. Instruction Byte Format
Register
Select
I3
I2
I1
I0
R1
R0
0
Four instructions require a three-byte sequence to
complete. These instructions transfer data between the
host and the X9418; either between the host and one of
the Data Registers or directly between the host and the
wiper counter register. These instructions are: Read
Wiper Counter Register (read the current wiper position
of the selected pot), write Wiper Counter Register
(change current wiper position of the selected pot), read
Data Register (read the contents of the selected
nonvolatile register) and write Data Register (write a new
value to the selected Data Register). The sequence of
operations is shown in Figure 4.
P0
Wiper Counter
Register Select
Instructions
The four high order bits define the instruction. The next
two bits (R1 and R0) select one of the four registers that
is to be acted upon when a register oriented instruction
is issued. The last bits (P0) select which one of the two
potentiometers is to be affected by the instruction. Bit 1
is defined to be 0.
The Increment/Decrement command is different from
the other commands. Once the command is issued and
the X9418 has responded with an acknowledge, the
master can clock the selected wiper up and/or down in
one segment steps; thereby, providing a fine tuning
capability to the host. For each SCL clock pulse (tHIGH)
while SDA is HIGH, the selected wiper will move one
resistor segment towards the VH/RH terminal. Similarly,
for each SCL clock pulse while SDA is LOW, the
selected wiper will move one resistor segment towards
the VL/RL terminal. A detailed illustration of the
sequence and timing for this operation are shown in
Figures 5 and 6 respectively.
Four of the nine instructions end with the transmission of
the instruction byte. The basic sequence is illustrated in
Figure 3. These two-byte instructions exchange data
between the wiper counter register and one of the data
registers. A transfer from a Data Register to a Wiper
Counter Register is essentially a write to a static RAM.
The response of the wiper to this action will be delayed
tWRL. A transfer from the wiper counter register (current
wiper position), to a Data Register is a write to
nonvolatile memory and takes a minimum of tWR to
complete. The transfer can occur between one of the
two potentiometers and one of its associated registers;
Figure 3. Two-Byte Instruction Sequence
SCL
SDA
S
T
A
R
T
FN8194 Rev 2.00
October 12, 2006
0
1
0
1
A3
A2
A1
A0
A
C
K
I3
I2
I1
I0
R1 R0 0
P0
A
C
K
S
T
O
P
Page 5 of 20
X9418
Table 1. Instruction Set
I3
1
I2
0
Instruction Set
I1 I0 R1 R0
0
1
0
0
1
0
1
0
1
0
1
1
1/0 1/0
0
Write Data Register
1
1
0
0
1/0 1/0
0
XFR Data Register to
Wiper Counter Register
1
1
0
1
1/0 1/0
0
XFR Wiper Counter
Register to Data Register
1
1
1
0
1/0 1/0
0
Global XFR Data
Registers to Wiper
Counter Registers
Global XFR Wiper Counter Registers to Data Register
Increment/Decrement
Wiper Counter Register
0
0
0
1
1/0 1/0
0
1
0
0
0
1/0 1/0
0
0
0
1
0
Instruction
Read Wiper Counter
Register
Write Wiper Counter
Register
Read Data Register
Note:
0
P1
0
0
0
0
0
0
I2
I1 I0
Operation
P0
1/0 Read the contents of the Wiper Counter Register
pointed to by P0
1/0 Write new value to the Wiper Counter Register
pointed to by P0
1/0 Read the contents of the Data Register pointed to by
P0 and R1 - R0
1/0 Write new value to the Data Register pointed to by
P0 and R1 - R0
1/0 Transfer the contents of the Data Register pointed to
by P0 and R1 - R0 to its associated Wiper Counter
Register
1/0 Transfer the contents of the Wiper Counter Register
pointed to by P0 to the Data Register pointed to by
R1 - R0
0 Transfer the contents of the Data Registers pointed
to by R1 - R0 of both pots to their respective Wiper
Counter Registers
0 Transfer the contents of both Wiper Counter
Registers to their respective data Registers pointed
to by R1 - R0 of both pots
1/0 Enable Increment/decrement of the Wiper Counter
Register pointed to by P0
(7) 1/0 = data is one or zero
Figure 4. Three-Byte Instruction Sequence
SCL
SDA
S
T
A
R
T
0
1
0
1
A3 A2 A1 A0 A
C
K
I3
R1 R0 0
P0 A
C
K
0
0
D5 D4 D3 D2 D1 D0
A
C
K
S
T
O
P
Figure 5. Increment/Decrement Instruction Sequence
SCL
SDA
X
S
T
A
R
T
0
1
FN8194 Rev 2.00
October 12, 2006
0
1
A3 A2 A1 A0
A
C
K
I3
I2
I1
I0
X
R1 R0
0
P0
A
C
K
I
N
C
1
I
N
C
2
I
N
C
n
D
E
C
1
D
E
C
n
S
T
O
P
Page 6 of 20
X9418
Figure 6. Increment/Decrement Timing Limits
INC/DEC
CMD
Issued
tWRID
SCL
SDA
Voltage Out
VW/RW
Figure 7. Acknowledge Response from Receiver
SCL from
Master
1
8
9
Data Output
from Transmitter
Data Output
from Receiver
START
FN8194 Rev 2.00
October 12, 2006
Acknowledge
Page 7 of 20
X9418
Figure 8. Detailed Potentiometer Block Diagram
Serial Data Path
Serial
Bus
Input
From Interface
Circuitry
Register 0
If WCR = 00[H] then VW/RW = VL/RL
If WCR = 3F[H] then VW/RW = VH/RH
C
o
u
n
t
e
r
Register 1
8
Register 2
VH/RH
Parallel
Bus
Input
6
Wiper
Counter
Register
(WCR)
Register 3
D
e
c
o
d
e
INC/DEC
Logic
UP/DN
UP/DN
Modified SCL
VL/RL
CLK
VW/RW
DETAILED OPERATION
Data Registers
Both XDCP potentiometers share the serial interface
and share a common architecture. Each potentiometer
has a Wiper Counter Register and four Data Registers.
A detailed discussion of the register organization and
array operation follows.
Each potentiometer has four nonvolatile Data Registers.
These can be read or written directly by the host and
data can be transferred between any of the four Data
Registers and the Wiper Counter Register. It should be
noted all operations changing data in one of these
registers is a nonvolatile operation and will take a
maximum of 10ms.
Wiper Counter Register
The X9418 contains two wiper counter registers, one for
each XDCP potentiometer. The Wiper Counter Register
can be envisioned as a 6-bit parallel and serial load
counter with its outputs decoded to select one of sixtyfour switches along its resistor array. The contents of the
WCR can be altered in four ways: it may be written
directly by the host via the write Wiper Counter Register
instruction (serial load); it may be written indirectly by
transferring the contents of one of four associated Data
Registers via the XFR Data Register instruction (parallel
load); it can be modified one step at a time by the
Increment/Decrement instruction. Finally, it is loaded
with the contents of its Data Register zero (DR0) upon
power-up.
If the application does not require storage of multiple
settings for the potentiometer, these registers can be
used as regular memory locations that could possibly
store system parameters or user preference data.
The WCR is a volatile register; that is, its contents are
lost when the X9418 is powered-down. Although the
register is automatically loaded with the value in DR0
upon power-up, it should be noted this may be different
from the value present at power-down.
– {D5~D0}: These bits are for general purpose not
volatile data storage or for storage of up to four
different wiper values. The contents of Data Register 0
are automatically moved to the Wiper Counter
Register on power-up.
FN8194 Rev 2.00
October 12, 2006
Register Descriptions
Data Registers, (6-Bit), Nonvolatile
D5
D4
D3
D2
D1
D0
NV
NV
NV
NV
NV
NV
(MSB)
(LSB)
Four 6-bit Data Registers for each XDCP. (eight 6-bit
registers in total).
Page 8 of 20
X9418
One 6-bit wiper counter register for each XDCP. (Four 6bit registers in total.)
Wiper Counter Register, (6-Bit), Volatile
WP5
WP4
WP3
WP2
WP1
WP0
V
V
V
V
V
V
(MSB)
– {D5~D0}: These bits specify the wiper position of the
respective XDCP. The Wiper Counter Register is
loaded on power-up by the value in Data Register 0.
The contents of the WCR can be loaded from any of
the other Data Register or directly. The contents of the
WCR can be saved in a DR.
(LSB)
Instruction Format
Notes: (1)
(2)
(3)
(4)
(5)
“MACK”/”SACK”: stands for the acknowledge sent by the master/slave.
“A3 ~ A0”: stands for the device addresses sent by the master.
“X”: indicates that it is a “0” for testing purpose but physically it is a “don’t care” condition.
“I”: stands for the increment operation, SDA held high during active SCL phase (high).
“D”: stands for the decrement operation, SDA held low during active SCL phase (high).
Read Wiper Counter Register (WCR)
S device type
device
T
identifier
addresses
A
R 0 1 0 1 A A A A
3 2 1 0
T
instruction
WCR
S
opcode
addresses
A
C
P
K 1 0 0 1 0 0 0 0
wiper position
S
(sent by slave on SDA)
A
W W W W W W
C
0
0
P P P P P P
K
5 4 3 2 1 0
M
A
C
K
S
T
O
P
wiper position
S
(sent by master on SDA)
A
W W W W W W
C
0 0 P P P P P P
K
5 4 3 2 1 0
S
A
C
K
S
T
O
P
Write Wiper Counter Register (WCR)
S device type
device
T
identifier
addresses
A
R 0 1 0 1 A A A A
3 2 1 0
T
instruction
WCR
S
opcode
addresses
A
C
P
1 0 1 0 0 0 0
K
0
Read Data Register (DR)
S device type
device
T
identifier
addresses
A
R 0 1 0 1 A A A A
3 2 1 0
T
instruction DR and WCR
S
opcode
addresses
A
C
R R
P
K 1 0 1 1 1 0 0 0
wiper position/data
S
(sent by slave on SDA)
A
W W W W W W
C
0
0
P P P P P P
K
5 4 3 2 1 0
M
A
C
K
S
T
O
P
Write Data Register (DR)
instruction
S device type
device
S
opcode
T identifier
addresses
A
A
C
R 0 1 0 1 A A A A
1 1 0 0
3 2 1 0 K
T
DR and WCR
addresses
R
1
R
0
wiper position/data
S
(sent by master on SDA)
A
W W W W W W
C
0 P0
0 0 P P P P P P
K
5 4 3 2 1 0
S
A
C
K
S
T HIGH-VOLTAGE
O WRITE CYCLE
P
XFR Data Register (DR) to Wiper Counter Register (WCR)
S device type
device
instruction DR and WCR
S
T identifier
addresses
opcode
addresses
A
A
C
R R
P
R 0 1 0 1 A A A A
1 1 0 1
0
3 2 1 0 K
1 0
0
T
FN8194 Rev 2.00
October 12, 2006
S
A
C
K
S
T
O
P
Page 9 of 20
X9418
XFR Wiper Counter Register (WCR) to Data Register (DR)
S device type
device
T
identifier
addresses
A
R 0 1 0 1 A A A A
3 2 1 0
T
instruction DR and WCR
S
opcode
addresses
A
C
R R
P
1 1 1 0
0
K
1 0
0
S
A
C
K
S
T
O
P
HIGH-VOLTAGE
WRITE CYCLE
Increment/Decrement Wiper Counter Register (WCR)
S device type
device
T
identifier
addresses
A
R 0 1 0 1 A A A A
3 2 1 0
T
instruction
WCR
S
opcode
addresses
A
C
P
K 0 0 1 0 0 0 0 0
increment/decrement
S
(sent by master on SDA)
A
C I/ I/
I/ I/
K D D . . . . D D
S
T
O
P
Global XFR Data Register (DR) to Wiper Counter Register (WCR)
S device type
device
T
identifier
addresses
A
R 0 1 0 1 A A A A
3 2 1 0
T
instruction
DR
S
opcode
addresses
A
C
R R
0 0 0 1
0 0
K
1 0
S
A
C
K
S
T
O
P
Global XFR Wiper Counter Register (WCR) to Data Register (DR)
S device type
device
T identifier
addresses
A
R 0 1 0 1 A A A A
3 2 1 0
T
instruction
DR
S
opcode
addresses
A
C
R R
1 0 0 0
0 0
K
1 0
SYMBOL TABLE
FN8194 Rev 2.00
October 12, 2006
S
T
O
P
HIGH-VOLTAGE
WRITE CYCLE
Guidelines for Calculating Typical Values of Bus
Pull-Up Resistors
INPUTS
OUTPUTS
120
Must be
steady
Will be
steady
100
May change
from Low to
High
Will change
from Low to
High
May change
from High to
Low
Will change
from High to
Low
Don’t Care:
Changes
Allowed
Changing:
State Not
Known
N/A
Center Line
is High
Impedance
Resistance (K)
WAVEFORM
S
A
C
K
80
60
RMIN =
VCC MAX
=1.8k
IOL MIN
RMAX =
tR
CBUS
Max.
Resistance
40
20 Min.
Resistance
0
0 20 40 60
80 100 120
Bus Capacitance (pF)
Page 10 of 20
X9418
ABSOLUTE MAXIMUM RATINGS
COMMENT
Temperature under bias .................... -65°C to +135°C
Storage temperature ......................... -65°C to +150°C
Voltage on SDA, SCL or any address
input with respect to VSS ......................... -1V to +7V
Voltage on V+ (referenced to VSS)........................ 10V
Voltage on V- (referenced to VSS)........................-10V
(V+) - (V-) .............................................................. 12V
Any VH/RH, VL/RL, VW/RW ........................... V- to V+
Lead temperature (soldering, 10 seconds) ...... +300°C
IW (10 seconds)..................................................±6mA
Stresses above those listed under “Absolute Maximum
Ratings” may cause permanent damage to the device.
This is a stress rating only; functional operation of the
device (at these or any other conditions above those
listed in the operational sections of this specification) is
not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device
reliability.
RECOMMENDED OPERATING CONDITIONS
Temp
Commercial
Industrial
Min.
0°C
-40°C
Max.
+70°C
+85°C
Device
X9418
X9418-2.7
Supply Voltage (VCC) Limits
5V 10%
2.7V to 5.5V
ANALOG CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.)
Symbol
Parameter
IW
RW
End to end resistance tolerance
Power rating
Wiper current
Wiper resistance
V+
Voltage on V+ pin
X9418
X9418-2.7
VVoltage on V- pin
X9418
X9418-2.7
VTERM Voltage on any VH/RH, VL/RL or
VW/RW
Noise
Resolution (4)
Absolute linearity (1)
Relative linearity (2)
Temperature Coefficient of RTOTAL
Ratiometric Temperature Coefficient
CH/CL/CW Potentiometer Capacitances
IAL
RH, RL, RW Leakage Current
FN8194 Rev 2.00
October 12, 2006
Min.
-20
-3
+4.5
+2.7
-5.5
-5.5
V-
Limits
Typ.
Max.
+20
50
+3
150
250
40
100
+5.5
+5.5
-4.5
-2.7
V+
-120
1.6
-1
-0.2
300
10/10/25
0.1
Unit
%
mW
mA
V
+25°C, each pot
Wiper current = 1mA, V+, V- = ±3V
Wiper current = 1mA, V+, V- = ±5V
V
V
dBV
%
+1
MI(3)
+0.2
MI(3)
ppm/C
±20 ppm/°C
pF
10
Test Conditions
µA
Ref: 1kHz
See Note 4
Vw(n)(actual) - Vw(n)(expected)(4)
Vw(n + 1 - [Vw(n) + MI](4)
See Note 4
See Note 4
See Circuit #3,
Spice Macromodel
VIN = V- to V+. Device is in Stand-by
mode.
Page 11 of 20
X9418
D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)
Limits
Symbol
Parameter
Min.
Typ.
Max.
Unit
Test Conditions
1
mA
fSCL = 400kHz, SDA = Open,
Other Inputs = VSS
100
µA
fSCL = 400kHz, SDA = Open,
Other Inputs = VSS
ICC1
VCC supply current
(nonvolatile write)
ICC2
VCC supply current
(move wiper, write, read)
ISB
VCC current (standby)
1
µA
SCL = SDA = VCC, Addr. = VSS
ILI
Input leakage current
10
µA
VIN = VSS to VCC
VOUT = VSS to VCC
ILO
Output leakage current
10
µA
VIH
Input HIGH voltage
VCC x 0.7
VCC + 0.5
V
VIL
Input LOW voltage
-0.5
VCC x 0.1
V
VOL
Output LOW voltage
0.4
V
IOL = 3mA
Notes: (1) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a
potentiometer.
(2) Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a
potentiometer. It is a measure of the error in step size.
(3) MI = RTOT/63 or (RH - RL)/63, single pot
ENDURANCE AND DATA RETENTION
Parameter
Min.
Unit
Minimum endurance
100,000
Data changes per bit per register
Data retention
100
Years
CAPACITANCE
Symbol
CI/O
(4)
CIN(4)
Test
Max.
Unit
Test Conditions
Input/output capacitance (SDA)
8
pF
VI/O = 0V
Input capacitance (A0, A1, A2, A3, and SCL)
6
pF
VIN = 0V
POWER-UP TIMING
Symbol
tPUR
Parameter
(5)
Power-up to initiation of read operation
(5)
Power-up to initiation of write operation
tPUW
tRVCC(6)
VCC Power up ramp rate
Min.
0.2
Typ.
Max.
Unit
1
ms
5
ms
50
V/msec
Power Up Requirements (Power up sequencing can affect correct recall of the wiper registers)
The preferred power-on sequence is as follows: First VCC, then V+ and V-, and then the potentiometer pins, RH, RL,
and RW. Voltage should not be applied to the potentiometer pins before V+ or V- is applied. The VCC ramp rate
specification should be met, and any glitches or slope changes in the VCC line should be held to > R2
FUNCTION GENERATOR
C
R2
–
+
R1
–
} RA
+
} RB
frequency R1, R2, C
amplitude RA, RB
FN8194 Rev 2.00
October 12, 2006
Page 17 of 20
X9418
Dual-In-Line Plastic Packages (PDIP)
E24.6 (JEDEC MS-011-AA ISSUE B)
N
24 LEAD DUAL-IN-LINE PLASTIC PACKAGE
E1
INDEX
AREA
1 2 3
INCHES
N/2
SYMBOL
-B-
-C-
SEATING
PLANE
A2
e
B1
D1
B
0.010 (0.25) M
A1
eC
C A B S
MAX
-
0.250
-
-
0.39
A2
0.125
0.195
3.18
4.95
-
B
0.014
0.022
0.356
0.558
-
C
L
B1
0.030
0.070
0.77
1.77
8
eA
C
0.008
0.015
0.204
0.381
-
D
1.150
1.290
D1
0.005
-
C
eB
NOTES:
1. Controlling Dimensions: INCH. In case of conflict between English and
Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the “MO Series Symbol List” in Section 2.2 of
Publication No. 95.
4. Dimensions A, A1 and L are measured with the package seated in
JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions.
Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
6. E and eA are measured with the leads constrained to be perpendicular to datum -C- .
6.35
NOTES
0.015
A
L
D1
MIN
A
E
BASE
PLANE
MAX
A1
-AD
MILLIMETERS
MIN
29.3
-
4
4
32.7
5
-
5
0.13
E
0.600
0.625
15.24
15.87
6
E1
0.485
0.580
12.32
14.73
5
e
0.100 BSC
2.54 BSC
-
eA
0.600 BSC
15.24 BSC
6
eB
-
0.700
-
17.78
7
L
0.115
0.200
2.93
5.08
4
N
24
24
9
Rev. 0 12/93
7. eB and eC are measured at the lead tips with the leads unconstrained.
eC must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar
protrusions shall not exceed 0.010 inch (0.25mm).
9. N is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3,
E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).
FN8194 Rev 2.00
October 12, 2006
Page 18 of 20
X9418
Small Outline Plastic Packages (SOIC)
M24.3 (JEDEC MS-013-AD ISSUE C)
N
24 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE
INDEX
AREA
0.25(0.010) M
H
B M
INCHES
E
-B-
1
2
3
L
SEATING PLANE
-A-
h x 45o
A
D
-C-
e
A1
B
0.25(0.010) M
C
0.10(0.004)
C A M
SYMBOL
MIN
MAX
MIN
MAX
NOTES
A
0.0926
0.1043
2.35
2.65
-
A1
0.0040
0.0118
0.10
0.30
-
B
0.013
0.020
0.33
0.51
9
C
0.0091
0.0125
0.23
0.32
-
D
0.5985
0.6141
15.20
15.60
3
E
0.2914
0.2992
7.40
7.60
4
e
µ
B S
NOTES:
1. Symbols are defined in the “MO Series Symbol List” in Section 2.2 of
Publication Number 95.
MILLIMETERS
0.05 BSC
1.27 BSC
-
H
0.394
0.419
10.00
10.65
-
h
0.010
0.029
0.25
0.75
5
L
0.016
0.050
0.40
1.27
6
N
24
0o
24
8o
0o
7
8o
Rev. 0 12/93
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension “D” does not include mold flash, protrusions or gate burrs.
Mold flash, protrusion and gate burrs shall not exceed 0.15mm
(0.006 inch) per side.
4. Dimension “E” does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per
side.
5. The chamfer on the body is optional. If it is not present, a visual index
feature must be located within the crosshatched area.
6. “L” is the length of terminal for soldering to a substrate.
7. “N” is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width “B”, as measured 0.36mm (0.014 inch) or greater
above the seating plane, shall not exceed a maximum value of
0.61mm (0.024 inch)
10. Controlling dimension: MILLIMETER. Converted inch dimensions
are not necessarily exact.
FN8194 Rev 2.00
October 12, 2006
Page 19 of 20
X9418
Thin Shrink Small Outline Package Family (TSSOP)
MDP0044
0.25 M C A B
D
THIN SHRINK SMALL OUTLINE PACKAGE FAMILY
A
SYMBOL 14 LD 16 LD 20 LD 24 LD 28 LD TOLERANCE
(N/2)+1
N
PIN #1 I.D.
E
E1
0.20 C B A
1
(N/2)
B
2X
N/2 LEAD TIPS
TOP VIEW
0.05
e
C
H
A
1.20
1.20
1.20
1.20
1.20
Max
A1
0.10
0.10
0.10
0.10
0.10
±0.05
A2
0.90
0.90
0.90
0.90
0.90
±0.05
b
0.25
0.25
0.25
0.25
0.25
+0.05/-0.06
c
0.15
0.15
0.15
0.15
0.15
+0.05/-0.06
D
5.00
5.00
6.50
7.80
9.70
±0.10
E
6.40
6.40
6.40
6.40
6.40
Basic
E1
4.40
4.40
4.40
4.40
4.40
±0.10
e
0.65
0.65
0.65
0.65
0.65
Basic
L
0.60
0.60
0.60
0.60
0.60
±0.15
L1
1.00
1.00
1.00
1.00
1.00
Reference
Rev. E 12/02
NOTES:
SEATING
PLANE
0.10 M C A B
b
0.10 C
N LEADS
SIDE VIEW
1. Dimension “D” does not include mold flash, protrusions or gate
burrs. Mold flash, protrusions or gate burrs shall not exceed
0.15mm per side.
2. Dimension “E1” does not include interlead flash or protrusions.
Interlead flash and protrusions shall not exceed 0.25mm per
side.
3. Dimensions “D” and “E1” are measured at dAtum Plane H.
SEE DETAIL “X”
c
4. Dimensioning and tolerancing per ASME Y14.5M-1994.
END VIEW
L1
A
A2
GAUGE
PLANE
0.25
L
A1
0° - 8°
DETAIL X
© Copyright Intersil Americas LLC 2005-2006. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.
For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such
modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are
current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its
subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
FN8194 Rev 2.00
October 12, 2006
Page 20 of 20