XU Family of Low Phase Noise
Quartz-based PLL Oscillators
Description
Features
The XU devices are low phase noise quartz-based PLL oscillators
supporting a large range of frequencies and output interface
types. These devices are designed to operate at three different
power supplies and are available in multiple package sizes as well
as temperature grades.
▪
▪
▪
▪
▪
▪
Frequency range: 0.016MHz to 1500MHz[1]
Output types: LVDS, LVPECL, HCSL, LVCMOS
Supply voltage options: 1.8V, 2.5V, or 3.3V
Phase jitter (1.875MHz to 20MHz): 100fs typical
Phase jitter (12kHz to 20MHz): 300fs typical
Package options:
• 5.0 × 3.2 × 1.2 mm
• 7.0 × 5.0 × 1.3 mm
▪ Operating temperature: -20°C to +70°C
• Frequency stability options: ±20, ±25, ±50, or ±100 ppm
▪ Operating temperature: -40°C to +85°C
• Frequency stability options: ±25, ±50, or ±100 ppm
▪ Operating temperature: -40°C to +105°C
• Frequency stability options: ±50 or ±100 ppm
With a patented one-time program (OTP) allowing for infinite
memory shelf life, the XU devices can be programmed to generate
an output frequency from 16kHz to 1500MHz with a resolution as
low as 1Hz accuracy. The configuration capability of this family of
devices allows for fast delivery times for both sample and large
production orders.
Pin Assignments
Note: To minimize power supply line noise, a 0.01μF bypass
capacitor should be placed between VDD (Pin 6) and GND (Pin 3).
E/D / NC 1
6 VDD
NC / E/D 2
5 OUT2
GND 3
XU
Datasheet
4 OUT
Table 1. Pin Description
Pin #
Name
Description
1
E/D
NC
Enable/Disable [a][b]
No connect
2
NC
E/D
No connect
Enable/Disable [a][b]
3
GND
Connect to ground
4
OUT
Output
5
OUT2
Complementary output [c]
6
VDD
Supply voltage
[a] Pulled high internally = output enabled.
[b] Low = output disabled.
[c] Do not connect for LVCMOS. For XLVCMOS both OUT and OUT2
are ON and in opposite phase.
See Ordering Information for more details.
©2021 Renesas Electronics Corporation
[1] There is a dead zone between 1037.5MHz to 1300MHz.
Contact support for frequencies above 1300MHz.
1
December 7, 2021
XU Datasheet
Ordering Information
XU
L
5
3
5
125.000000
I
Family and ASIC
Output Type
Package
Voltage
Precision
Frequency
Temperature Range
1: 1.8 VDC ±5%
2: 2.5 VDC ±5%
3: 3.3 VDC ±5%
I: Industrial range – 40 to +85 °C
K: Extended industrial range – 40 to +105 °C
X: Extended commercial range – 20 to +70 °C
See table below for more details.
5: 5.0 x 3.2 mm
7: 7.0 x 5.0 mm
125.000000 Listed in MHz to 6 digits
H: LVCMOS Enable /Disable Pin 1
J: LVCMOS Enable /Disable Pin 2
L: LVDS Enable/Disable Pin 1
M: LVDS Enable/Disable Pin 2
P: LVPECL Enable/Disable Pin 1
Q: LVPECL Enable/Disable Pin 2
N: HCSL Enable/Disable Pin 1
O: HCSL Enable/Disable Pin 2
X: XLVCMOS Comp HCMOS Enable /Disable Pin 1*
Y: XLVCMOS Comp HCMOS Enable /Disable Pin 2*
000.016000 MHz to 999.999999 MHz
A00.000000 to A99.999999 1000 MHz to 1099.999 MHz
B00.000000 to B99.999999 1100 MHz to 1199.999 MHz
C00.000000 to C99.999999 1200 MHz to 1299.999 MHz
D00.000000 to D99.999999 1300 MHz to 1399.999 MHz
E00.000000 to E99.999999 1400 MHz to 1499.999 MHz
F00.000000 1500 MHz
0: ±100 ppm
5: ±50 ppm
6: ±25 ppm
8: ±20 ppm
* XLVCMOS: Complimentary HCMOS where both outputs
are ON and in opposite phase.
XU: 400 fs jitter
See table below for more details.
Table 2. Frequency Stability and Operating Temperature Decoder
“Precision” and “Temperature Range” Codes
Operating Temperature
“8” and “X”
Frequency Stability
Minimum
Maximum
Units
-20°C to +70°C
-20
+20
ppm
“6” and “X”
-20°C to +70°C
-25
+25
ppm
“5” and “X”
-20°C to +70°C
-50
+50
ppm
“0” and “X”
-20°C to +70°C
-100
+100
ppm
“6” and “I”
-40°C to +85°C
-25
+25
ppm
“5” and “I”
-40°C to +85°C
-50
+50
ppm
“0” and “I”
-40°C to +85°C
-100
+100
ppm
“5” and “K”
-40° to +105°C
-50
+50
ppm
“0” and “K”
-40° to +105°C
-100
+100
ppm
©2021 Renesas Electronics Corporation
2
December 7, 2021
XU Datasheet
Contents
Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Pin Assignments. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
ESD Compliance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Mechanical Testing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Solder Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
DC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
AC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Output Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Package Outline Drawings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Marking Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
©2021 Renesas Electronics Corporation
3
December 7, 2021
XU Datasheet
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the device. The ratings, which are standard values for Renesas
commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those
indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended
periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.
Table 3. Absolute Maximum Ratings
Item
Rating
-0.5 to +5.0V
-0.5V to V DD + 0.5V
-0.5V to V DD + 0.5V
-55°C to 125°C
125°C
65mA maximum
VDD
E/D
OUT
Storage Temperature
Maximum Junction Temperature
Core Current
Theta JA
Theta JB
75.9 °C/W
48.6°C/W
JU6
JS6
89.6 °C/W
54.3 °C/W
ESD Compliance
Table 4. ESD Compliance
Human Body Model (HBM)
1000V
Mechanical Testing
Table 5. Mechanical Testing *
Parameter
Test Method
Mechanical Shock
Half-sine wave with 0.3ms 3000G. X, Y, Z each direction 1 time.
Mechanical Vibration
Frequency: 10 – 55MHz amplitude: 1.5mm.
Frequency: 55 – 2000Hz peak value: 20G.
Duration time: 4H for each X,Y,Z axis; total 12hours.
High Temp Operating Life (HTOL)
2000 hours at 125°C (under power).
Hermetic Seal
Gross leak (air leak test). Fine leak (Helium leak test) He-pressure: 6kgf/cm² 2 hours.
* MSL level does not apply.
Solder Reflow Profile
tP
10 seconds Max within 5°C of
260°C peak
260°C
225°C
Ramp up 3°C/s Max
50 ±10 seconds
above 225°C
reflow area
180°C
160°C
Ramp down not to
exceed 6°C/s
120 ±20 seconds in
pre-heating area
25°C
400 seconds Max from +25°C to 260°C peak
©2021 Renesas Electronics Corporation
4
December 7, 2021
XU Datasheet
DC Electrical Characteristics
Note for all DC Electrical Characteristics tables: A pull-up resistor from VDD to E/D enables output when pin 1 is left open.
Table 6. 3.3V IDD DC Electrical Characteristics
VDD = 3.3V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.
Symbol
Parameter
Output Type
LVDS
IDD
LVPECL
Current Consumption
HCSL
LVCMOS
Conditions
Minimum
Typical
Maximum
0.016MHz to 400MHz.
97
400.000+MHz to 1.5GHz.
122
0.016MHz to 212.5MHz.
115
212.5+MHz to 400MHz.
128
400+MHz to 670MHz.
142
0.016MHz to 670MHz.
145
0.016MHz to 62.5MHz.
98
62.5+MHz to 167MHz.
108
Units
mA
Table 7. 2.5V IDD DC Electrical Characteristics
VDD = 2.5V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.
Symbol
Parameter
Output Type
LVDS
LVPECL
IDD
Current Consumption
HCSL
LVCMOS
©2021 Renesas Electronics Corporation
Conditions
Minimum
Typical
Maximum
0.016MHz to 400MHz.
90
400.000+MHz to 1.35GHz.
103
0.016MHz to 156.25MHz.
102
156.25+MHz to 400MHz.
112
400+MHz to 670MHz.
118
0.016MHz to 400MHz.
102
400.000+MHz to 670MHz.
112
0.016MHz to 62.5MHz.
80
62.5+MHz to 125MHz.
85
125+MHz to 167MHz.
92
5
Units
mA
December 7, 2021
XU Datasheet
Table 8. 1.8V IDD DC Electrical Characteristics
VDD = 3.3V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.
Symbol
Parameter
Output Type
LVDS
IDD
Current Consumption
LVPECL
HCSL
LVCMOS
Conditions
Minimum
Typical
Maximum
0.016MHz to 400MHz.
65
400.000+MHz to 1.0GHz.
72
0.016MHz to 250MHz.
75
250.000+MHz to 670MHz.
97
0.016MHz to 400MHz.
68
400.000+MHz to 670MHz.
77
0.016MHz to 125MHz.
58
Units
mA
Table 9. LVDS DC Electrical Characteristics
VDD = 3.3V, 2.5V, 1.8V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C. Below are guaranteed for listed standard
frequencies.
Symbol
Parameter
VOD
Differential Output Voltage
VOS
Output Offset Voltage
VIH
Enable/Disable Input High Voltage
VIL
Enable/Disable Input Low Voltage
Conditions
Minimum
Typical
Maximum
0.25
0.4
0.5
1
1.17
1.375
70%VDD
Units
V
30%VDD
Table 10. LVPECL DC Electrical Characteristics
VDD = 3.3V, 2.5V, 1.8V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C. Below are guaranteed for listed standard
frequencies.
Symbol
VOH
VOL
Parameter
Output High Voltage
Output Low Voltage
VIH
Enable/Disable Input High Voltage
VIL
Enable/Disable Input Low Voltage
©2021 Renesas Electronics Corporation
Conditions
Minimum
Typical
Maximum
VDD = 3.3V ±5%.
1.85
2.3
VDD = 2.5V ±5%.
1.1
1.45
VDD = 1.8V ±5%.
0.5
0.8
VDD = 3.3V ±5%.
1.1
1.65
VDD = 2.5V ±5%.
0.35
0.85
VDD = 1.8V ±5%.
0
0.25
Units
V
70%VDD
30%VDD
6
December 7, 2021
XU Datasheet
Table 11. HCSL DC Electrical Characteristics
VDD = 3.3V, 2.5V, 1.8V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C. Below are guaranteed for listed standard
frequencies.
Symbol
VOH
Parameter
Output High Voltage
VOL
Output Low Voltage
VIH
Enable/Disable Input High Voltage
VIL
Enable/Disable Input Low Voltage
Conditions
Minimum
Typical
Maximum
VDD = 3.3V ±5%.
0.6
1.1
VDD = 2.5V ±5%.
0.55
0.95
VDD = 1.8V ±5%.
0.45
0.7
0
0.2
Units
V
70%VDD
30%VDD
Table 12. LVCMOS DC Electrical Characteristics
VDD = 3.3V, 2.5V, 1.8V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C. Below are guaranteed for listed standard
frequencies.
Symbol
Parameter
VOH
Differential Output Voltage
VOL
Output Offset Voltage
VIH
Enable/Disable Input High Voltage
VIL
Enable/Disable Input Low Voltage
©2021 Renesas Electronics Corporation
Conditions
Minimum
Typical
Maximum
Units
90%VDD
10%VDD
70%VDD
V
30%VDD
7
December 7, 2021
XU Datasheet
AC Electrical Characteristics
Table 13. 3.3V AC Electrical Characteristics
VDD = 3.3V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.
Symbol
F
Parameter
Output Frequency Range
Frequency Stability
Minimum
1500
LVPECL, HCSL.
0.016
670
LVCMOS.
0.016
167
Temperature = -20°C to +70°C.
-20
-25
-50
-100
+20
+25
+50
+100
ppm
Temperature = -40°C to +85°C.
-25
-50
-100
+25
+50
+100
ppm
Temperature = -40°C to +105°C.
-50
-100
+50
+100
ppm
TA = 25°C.
±3
Aging (10 years)
TA = 25°C.
±10
Start-up Time
Output Rise Time
LVDS.
Differential.
100
LVPECL.
VDD - 2.0V.
50
HCSL.
To GND.
50
LVCMOS.
To GND.
15
Output valid time after VDD meets minimum
specified level.
LVPECL.
275
20% to 80% Vpk-pk.
LVPECL.
ODC
Output Clock Duty Cycle
275
80% to 20% Vpk-pk.
TOE
ns
380
400
90% to 10% VDD.
3
45
55
FOUT < 312.5MHz.
45
55
FOUT > 312.5MHz.
40
60
45
55
FOUT < 62.5MHz.
45
55
FOUT > 62.5MHz.
40
60
Output Enable/ Disable Time
©2021 Renesas Electronics Corporation
ps
ps
330
HCSL.
LVCMOS.
380
3
10% to 90% VDD.
LVDS.
LVPECL.
ms
330
HCSL.
LVCMOS.
pF
400
HCSL.
MHz
Ω
10
LVDS.
Output Fall Time
Units
0.016
LVCMOS.
tF
Maximum
LVDS.
LVDS.
tR
Typical
Aging (1st year)
Output Load
TST
Test Condition
100
8
ns
%
ns
December 7, 2021
XU Datasheet
Table 13. 3.3V AC Electrical Characteristics (Cont.)
VDD = 3.3V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.
Symbol
fJITTER
Parameter
Phase Jitter
(12kHz–20MHz)
Test Condition
Typical
Maximum
LVDS.
300
400
LVPECL.
300
400
HCSL.
300
400
300
400
Typical
Maximum
LVCMOS.
Minimum
FOUT = 100MHz.
Units
fsec
Table 14. 2.5V AC Electrical Characteristics
VDD = 2.5V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.
Symbol
F
Parameter
Output Frequency Range
Frequency Stability
0.016
1350
LVPECL.
0.016
670
HCSL.
0.016
670
LVCMOS.
0.016
167
Temperature = -20°C to +70°C.
-20
-25
-50
-100
+20
+25
+50
+100
ppm
Temperature = -40°C to +85°C.
-25
-50
-100
+25
+50
+100
ppm
Temperature = -40°C to +105°C.
-50
-100
+50
+100
ppm
TA = 25°C.
±3
Aging (10 years)
TA = 25°C.
±10
Start-up Time
Output Rise Time
LVDS.
Differential.
100
LVPECL.
VDD - 2.0V.
50
HCSL.
To GND.
50
LVCMOS.
To GND.
15
Output valid time after VDD meets minimum
specified level.
LVPECL.
20% to 80% Vpk-pk.
HCSL.
LVCMOS.
©2021 Renesas Electronics Corporation
Units
LVDS.
LVDS.
tR
Minimum
Aging (1st year)
Output Load
TST
Test Condition
MHz
Ω
pF
10
300
400
250
630
ms
ps
315
10% to 90% VDD.
9
3
ns
December 7, 2021
XU Datasheet
Table 14. 2.5V AC Electrical Characteristics (Cont.)
VDD = 2.5V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.
Symbol
Parameter
Test Condition
Minimum
LVDS.
tF
Output Fall Time
LVPECL.
80% to 20% Vpk-pk.
360
630
3
45
55
FOUT < 156.25MHz.
45
55
FOUT < 156.25MHz.
40
60
45
55
FOUT < 62.5MHz.
45
55
FOUT > 62.5MHz.
40
60
HCSL.
LVCMOS.
fJITTER
400
90% to 10% VDD.
LVPECL.
TOE
300
Output Enable/ Disable Time
Phase Jitter
(12kHz–20MHz)
Units
ps
315
LVDS.
Output Clock Duty Cycle
Maximum
HCSL.
LVCMOS.
ODC
Typical
100
LVDS.
400
500
LVPECL.
350
500
HCSL.
350
500
350
500
Typical
Maximum
FOUT = 100MHz.
LVCMOS.
ns
%
ns
fsec
Table 15. 1.8V AC Electrical Characteristics
VDD = 1.8V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.
Symbol
F
Parameter
Output Frequency Range
Frequency Stability
Minimum
0.016
1000
LVPECL, HCSL.
0.016
670
LVCMOS.
0.016
125
Temperature = -20°C to +70°C.
±20
±100
ppm
Temperature = -40°C to +85°C.
±25
±100
ppm
Temperature = -40°C to +105°C.
±50
±100
ppm
TA = 25°C.
±3
Aging (10 years)
TA = 25°C.
±10
Start-up Time
©2021 Renesas Electronics Corporation
Units
LVDS.
Aging (1st year)
Output Load
TST
Test Condition
LVDS.
Differential.
100
LVPECL, HCSL.
To GND.
50
LVCMOS.
To GND.
10
Output valid time after VDD meets minimum
specified level.
10
MHz
Ω
pF
10
ms
December 7, 2021
XU Datasheet
Table 15. 1.8V AC Electrical Characteristics (Cont.)
VDD = 1.8V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.
Symbol
Parameter
Test Condition
Minimum
LVDS.
tR
Output Rise Time
LVPECL.
20% to 80% Vpk-pk.
LVPECL.
LVDS.
Output Clock Duty Cycle
LVPECL.
LVCMOS.
fJITTER
250
350
5
10% to 90% VDD.
80% to 20% Vpk-pk.
ns
250
315
250
350
5
90% to 10% VDD.
45
55
FOUT < 156.25MHz.
40
60
FOUT < 312.5MHz.
45
55
FOUT > 312.5MHz.
40
60
40
60
FOUT < 62.5MHz.
45
55
FOUT > 62.5MHz.
40
60
100
LVDS.
800
1200
LVPECL.
750
1200
HCSL.
100
1200
800
1200
LVCMOS.
ps
ns
FOUT < 156.25MHz.
Output Enable/ Disable Time
Phase Jitter
(12kHz–20MHz)
ps
320
HCSL.
TOE
315
HCSL.
LVCMOS.
ODC
250
Units
320
LVDS.
Output Fall Time
Maximum
HCSL.
LVCMOS.
tF
Typical
FOUT = 100MHz.
%
ns
fsec
Notes for all AC Electrical Characteristics tables:
1
2
3
4
5
A pull-up resistor from VDD to E/D enables output when pin 1 is left open.
Installation should include a 0.01μF bypass capacitor placed between VDD and GND to minimize power supply line noise.
Stability is inclusive of 25°C tolerance, operating temperature range, input voltage change, load change, aging, shock and vibration.
Standard LVCMOS frequencies include 10MHz, 12MHz, 12.288MHz, 16MHz, 20MHz, 24MHz, 24.576MHz, 25MHz, 33.333MHz, 40MHz, 48MHz,
50MHz, 100MHz, 125MHz and 156.25MHz.
Standard differential frequencies include 100MHz, 106.25MHz, 125MHz, 150MHz, 155.52MHz, 156.25MHz, 200MHz, 212.5MHz, 250MHz,
300MHz, 312.5MHz and 400MHz.
©2021 Renesas Electronics Corporation
11
December 7, 2021
XU Datasheet
Output Waveforms
Figure 1. LVDS Output Waveforms
Output Levels/Rise Time/Fall Time Measurements
TF
TR
OUTPUT 2
VOS
20% to 80%
VOD
OUTPUT 1
Oscillator Symmetry
VOH
OUTPUT 2
OUTPUT 1
VOL
½ Period
Period
Figure 2. LVPECL Output Waveforms
Rise Time/Fall Time Measurements
TF
TR
VOH
OUTPUT 2
20% to 80%
OUTPUT 1
VOL
Oscillator Symmetry
VOH
OUTPUT 2
OUTPUT 1
VOL
½ Period
Period
©2021 Renesas Electronics Corporation
12
December 7, 2021
XU Datasheet
Figure 3. HCSL Output Waveforms
Rise Time/Fall Time Measurements
TF
TR
VOH
OUTPUT 2
20% to 80%
OUTPUT 1
VOL
Oscillator Symmetry
VOH
OUTPUT 2
OUTPUT 1
VOL
½ Period
Period
Figure 4. LVCMOS Output Waveforms
Rise Time/Fall Time Measurements
10% to 90%
20% to 80%
0V to VDD
10% to 90%
Rise Time
20% to 80%
Rise Time
90% to 10%
Fall Time
80% to 20%
Fall Time
Oscillator Symmetry
On Time
½ Period
Off Time
½ Period
50% V DD
Period
©2021 Renesas Electronics Corporation
13
December 7, 2021
XU Datasheet
Package Outline Drawings
The package outline drawings (JS6, JU6) are appended at the end of this document. The package information is the most current data
available.
Marking Diagrams
JS6 5.0 × 3.2 mm Package Option (example based on XUH510040.000000I)
▪ Line 1:
• “XU” = family; “H” = output type; “5” = package size; “1” = voltage; “0” = precision
level. This number will vary depending upon the output type, voltage, and precision
values selected in the orderable part number.
▪ Line 2:
• “040” denotes last three digits to the left of the decimal point as shown in the above
example. This number will vary depending upon the frequency value selected in the
orderable part number.
• “YW” denotes the last digit of the year and work week the part was assembled.
JU6 7.0 × 5.0 mm Package Option (example based on XUH738044.736000X)
▪ Line 1:
• “XU” = family; “H” = output type; “7” = package size; “3” = voltage; “8” = precision
level. This number will vary depending upon the output type, voltage, and precision
values selected in the orderable part number.
▪ Line 2:
• “044” denotes last three digits to the left of the decimal point as shown in the above
example. This number will vary depending upon the frequency value selected in the
orderable part number.
• “YW” denotes the last digit of the year and work week the part was assembled.
©2021 Renesas Electronics Corporation
14
December 7, 2021
XU Datasheet
Revision History
Revision Date
Description of Change
December 7, 2021
▪ Updated Frequency Stability values in Table 13 and Table 14.
▪ Removed I2C section.
November 23, 2021
Added Frequency Stability and Operating Temperature Decoder table after Ordering Information.
August 18, 2021
Moved Ordering Information table to just after Pin Descriptions.
January 19, 2021
▪ Removed 4-pin package description table, figure, and package drawing references.
▪ Added footnote for pin 5 in Table 1.
▪ Added footnote under “Output Type” in Ordering Information.
January 12, 2021
Added Marking Diagrams section and updated Package Outline Drawings links.
February 11, 2020
Added I2C Bus Characteristics tables.
June 28, 2019
▪ Added footnote to frequency range bullet under front page Features.
June 25, 2018
▪ Updated Package Outline Drawings section.
November 22, 2017
▪ Updated Theta JA and JB in Absolute Maximum Ratings table.
▪ Added MSL statement under Mechanical Testing table.
▪ Updated ordering information.
October 19, 2017
▪
▪
▪
▪
▪
▪
May 12, 2017
▪ Reformatted embedded tables.
▪ Removed “Jitter Performance” tables and moved the “Phase Jitter (12kHz–20MHz)” parameter to its
Updated document title.
Updated Features bullets.
Updated Absolute Maximum Ratings and ESD Compliance tables.
Added -40°C to +105°C rating to all electrical tables.
Removed phase noise charts.
Updated Ordering Information table.
respective AC Electrical Characteristics table.
▪ Updated all Output Waveform drawings.
December 1, 2016
Initial release.
©2021 Renesas Electronics Corporation
15
December 7, 2021
IMPORTANT NOTICE AND DISCLAIMER
RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL
SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING
REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND
OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED,
INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible
for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3)
ensuring your application meets applicable standards, and any other safety, security, or other requirements. These
resources are subject to change without notice. Renesas grants you permission to use these resources only for
development of an application that uses Renesas products. Other reproduction or use of these resources is strictly
prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property.
Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims,
damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject
to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources
expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Rev.1.0 Mar 2020)
Corporate Headquarters
Contact Information
TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com
For further information on a product, technology, the most
up-to-date version of a document, or your nearest sales
office, please visit:
www.renesas.com/contact/
Trademarks
Renesas and the Renesas logo are trademarks of Renesas
Electronics Corporation. All trademarks and registered
trademarks are the property of their respective owners.
© 2020 Renesas Electronics Corporation. All rights reserved.
工商网监
湘ICP备2023018690号
