Datasheet
LCD Segment Drivers
Multi-function LCD Segment Drivers
BU91530KVT-M
MAX 445 Segment(89SEGx5COM)
General Description
Key Specifications
The BU91530KVT-M is 1/5, 1/4, 1/3 or 1/1 duty
general-purpose LCD driver that can be used for
frequency display in electronic tuners under the control of
a microcontroller. The BU91530KVT-M can drive up to
445 LCD Segments directly. The BU91530KVT-M can
also control up to 9 general-purpose output ports.
These products also incorporate a key scan circuit that
accepts input from up to 30 keys to reduce printed circuit
board wring.
Features
■
■
■
■
■
■
Supply Voltage Range:
+2.7V to +6.0V
Operating Temperature Range:
-40°C to +85°C
Max Segments:
445 Segments
Display Duty
1/1, 1/3, 1/4, 1/5 Selectable
Bias:
1/2, 1/3 Selectable
Interface:
3wire Serial Interface
Package
W (Typ.) x D (Typ.) x H (Max.)
(Note1)
AEC-Q100 Qualified
Key input function for up to 30 keys (A key scan is
performed only when a key is pressed.)
Either 1/5, 1/4, 1/3 or 1/1 duty (static)
can be selected with the serial control data.
1/5 duty drive: Up to 445 segments can be driven
1/4 duty drive: Up to 360 segments can be driven
1/3 duty drive: Up to 270 segments can be driven
1/1 duty drive: Up to 90 segments can be driven
Serial Data Control of frame frequency for common
and segment output waveforms.
Serial data control of switching between the segment
output port , PWM output port and general-purpose
output port functions.(Max 9 ports)
Built-in OSC circuit
Integrated Power-on Reset Circuit
No external component
Low power consumption design
Supports Line and Frame Inversion
(Note1)
TQFP100V
16.00mm x 16.00mm x 1.20mm
Grade 3
Applications
Car Audio, Home Electrical Appliance,
Meter Equipment etc.
Typical Application Circuit
Key Matrix
(General purpose/PWM ports)
(For use control of backlight)
(P1/G1)
(P9/G9)
KS1/S79
+5V
KI1/S85
|
|
KS6/S84
KI5/S89
VDD
COM1
COM2
COM3
COM4
COM5/S78
S1/P1/G1
LCD Panel
(Up to 445
(Note1)
S9/P9/G9
S10
From
Control
SCE
SCL
SDI
To Control
Segments)
SDO
S77
OSC/S90
(Note1) Insert capacitors between VDD and VSS C≥0.1uF
Figure 1. Typical Application Circuit
○Product structure：Silicon monolithic integrated circuit
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・14・001
○This product is not designed protection against radioactive rays.
1/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
Block Diagram
Figure 2. Block Diagram
S51
75
51
S52
S53
S54
S55
S56
S57
S59
S58
S60
S61
S63
S62
S64
S65
S66
S67
S68
S69
S71
S70
S72
S73
S74
S75
Pin Arrangement
50
76
S76
S50
S77
S49
COM5/S78
S48
COM4
S47
COM3
S46
COM2
S45
COM1
S44
KS1/S79
S43
KS2/S80
S42
KS3/S81
S41
KS4/S8
KS4/S82
2
KS5/S8
KS5/S83
3
KS6/S8
KS6/S84
4
KI1/S85
S40
KI2/S86
S36
KI3/S87
S35
KI4/S88
S34
KI5/S89
S33
VDD
S32
DO
SDO
S31
VSS
S30
OSC/S90
S29
SCE
CE
S28
SCL
CL
S27
S38
S37
S26
26
S24
S23
S22
S21
S20
S19
S18
S17
S16
S15
S14
S13
S12
S11
S10
S9/P9/G9
S8/P8/G8
S7/P7/G7
S6/P6/G6
S5/P5/G5
S4/P4/G4
S3/P3/G3
S2/P2/G2
S1/P1/G1
S25
25
100
1
DI
SDI
S39
Figure 3. Pin Configuration(TOP VIEW)
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
2/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
Absolute Maximum Ratings(Ta = 25°C, VSS = 0.0V)
Parameter
Maximum supply voltage
Input voltage
Symbol
VDD max
VIN1
VIN2
Pd
Topr
Tstg
Allowable loss
Operating temperature
Storage temperature
Conditions
Ratings
-0.3 to +6.5
-0.3 to +6.5
-0.3 to +6.5
(Note3)
1.49
-40 to +85
-55 to +125
VDD
SCE, SCL, SDI
KI1 to KI5
Unit
V
V
V
W
°C
°C
(Note3) Derate by 1.49mW/°C when operating above Ta=25°C (when mounted in ROHM’s standard board).
Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit
between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the
absolute maximum ratings.
Recommended Operating Conditions (Ta = -40 to +85°C, VSS = 0.0V)
Ratings
Typ
5.0
Max
6.0
SCE, SCL, SDI
KI1 to KI5
Min
-
Limit
Typ
0.03VDD
0.1VDD
Max
-
VDET
VDD
1.4
1.8
2.2
V
VIH1
VIH2
VIH3
VIL1
SCE, SCL, SDI
SCE, SCL, SDI
KI1 to KI5
SCE, SCL, SDI
KI1 to KI5
KI1 to KI5
KI1 to KI5
4.0V ≤ VDD ≤ 6.0V
2.7V ≤ VDD < 4.0V
0.4VDD
0.8VDD
0.7VDD
-
VDD
VDD
VDD
V
V
V
0
-
0.2VDD
V
50
100
0.05VDD
250
V
KΩ
IOFFH
SDO
VO=6.0V
-
-
6.0
µA
IIH1
IIL1
VOH1
SCE, SCL, SDI
SCE, SCL, SDI
S1 to S90
-5.0
-
5.0
-
µA
µA
VDD-0.9
-
-
VOH2
COM1 to COM5
VDD-0.9
-
-
VOH3
VOH4
VOL1
VOL2
VOL3
VOL4
VOL5
VMID1
P1/G1 to P9/G9
KS1 to KS6
S1 to S90
COM1 to COM5
P1/G1 to P9/G9
KS1 to KS6
SDO
S1 to S90
COM1 to COM5
VMID3
S1 to S90
VMID4
S1 to S90
VMID5
COM1 to COM5
VMID6
COM1 to COM5
VDD-0.9
VDD-1.0
0.2
1/2VDD
-0.9
1/2VDD
-0.9
2/3VDD
-0.9
1/3VDD
-0.9
2/3VDD
-0.9
1/3VDD
-0.9
-
VDD-0.5
0.5
0.1
VMID2
VI = 5.5V
VI = 0V
IO = -20µA,
VLCD=1.00*VDD
IO = -100µA,
VLCD=1.00*VDD
IO = -1mA
IO = -500uA
IO = 20µA
IO = 100µA
IO = 1mA
IO = 25uA
IO = 1mA
1/2 bias IO = ±20µA
VLCD=1.00*VDD
1/2 bias IO = ±100µA
VLCD=1.00*VDD
1/3 bias IO = ±20µA
VLCD=1.00*VDD
1/3 bias IO = ±20µA
VLCD=1.00*VDD
1/3 bias IO = ±100µA
VLCD=1.00*VDD
1/3 bias IO = ±100µA
VLCD=1.00*VDD
Power-saving mode
VDD = 5.0V
Output open, 1/2 bias
Frame frequency=80Hz
VLCD=1.00*VDD
VDD = 5.0V
Output open,1/3 bias
Frame frequency=80Hz
VLCD=1.00*VDD
-
VDD-0.2
0.9
0.9
0.9
1.5
0.5
1/2VDD
+0.9
1/2VDD
+0.9
2/3VDD
+0.9
1/3VDD
+0.9
2/3VDD
+0.9
1/3VDD
+0.9
15
-
100
200
Parameter
Symbol
Supply Voltage
Conditions
VDD
Min
2.7
Unit
V
Electrical Characteristics (Ta = -40 to +85°C, VDD = 2.7V to 6.0V, VSS = 0.0V)
Parameter
Hysteresis
Power-on Detection
Voltage
“H” Level Input Voltage
“L” Level Input Voltage
Input Floating Voltage
Pull-down Resistance
Output Off Leakage
Current
“H” Level Input Current
“L” Level Input Current
“H” Level
Output Voltage
“L” Level
Output Voltage
Middle Level
Output Voltage
Current Consumption
Symbol
VH1
VH2
VIF
RPD
IDD1
IDD2
IDD3
Pin
VDD
VDD
VDD
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
Conditions
VDD=5.0V
3/56
-
Unit
V
V
V
V
V
µA
-
130
250
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
Oscillation Characteristics (Ta = -40 to +85°C, VDD = 2.7V to 6.0V, VSS = 0.0V)
Parameter
Oscillator Frequency 1
Oscillator Frequency 2
External Clock
(Note4)
Frequency
External Clock Duty
VDD = 2.7V to 6.0V
VDD = 5V
Min
300
510
Limit
Typ
600
Max
720
690
OSC/S90
External clock mode (OC=1)
30
-
1000
kHz
OSC/S90
External clock mode (OC=1)
30
50
70
%
Symbol
Pin
fosc1
fosc2
-
fosc3
tdty
Conditions
Unit
kHz
kHz
(Note4) Frame frequency is decided external frequency and dividing ratio of FC0,FC1,FC2,FC3 setting.
【Reference Data】
700
650
VDD = 6.0V
VDD = 5.0V
fosc[kHz]
600
550
VDD = 3.3V
500
VDD = 2.7V
450
400
350
300
-40
-20
0
20
40
60
80
100
Temperature[°C]
Figure 4. Typical Temperature Characteristics
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
4/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
MPU Interface Characteristics (Ta = -40 to +85°C, VDD = 2.7V to 6.0V, VSS = 0.0V)
Parameter
Symbol
Data Setup Time
Data Hold Time
SCE Wait Time
SCE Setup Time
SCE Hold Time
Clock Cycle Time
High-level Clock Pulse
Width
Low-level Clock Pulse
Width (Write)
Low-Level Clock Pulse
Width (Read)
Rise Time
Fall Time
SDO Output Delay
Time
tds
tdh
tcp
tcs
tch
tccyc
tchw
SCL, SDI
SCL, SDI
SCE, SCL
SCE, SCL
SCE, SCL
SCL
SCL
tclww
SCL
tclwr
SCL
tr
tf
SDO Rise Time
Pin
Conditions
RPU=4.7KΩ
(Note5)
CL=10pF
SCE, SCL, SDI
SCE, SCL, SDI
tdc
SDO
Tdr
SDO
RPU=4.7KΩ
(Note5)
CL=10pf
RPU=4.7KΩ
(Note5)
CL=10pf
Min
120
120
120
120
120
320
Limit
Typ
-
Max
-
120
-
-
ns
120
-
-
ns
1.6
-
-
us
-
160
160
-
ns
ns
-
-
1.5
µs
-
-
1.5
µs
Unit
ns
ns
ns
ns
ns
ns
(Note5) Since SDO is an open-drain output, “tdc” and “tdr” depend on the resistance of the pull-up resistor RPU and the load capacitance CL.
RPU: 1kΩ≤RPU≤10kΩ is recommended.
CL: A parasitic capacitance to VSS in an application circuit. Any component is not necessary to be attached.
Power supply for I/O level
RPU
SDO
Host
CL
1. When SCL is stopped at the low level
VIH1, VIH2
SCE
VIL1
tccyc
tchw
tclww
tclwr
VIH1, VIH2
SCL
VIL1
tr
SDI
tcs
tf
tch
VIH1, VIH2
VIL1
tds
tdh
SDO
VOL5
tdr
tdc
2. When SCL is stopped at the high level
VIH1, VIH2
SCE
VIL1
tccyc
tchw
tclww
SCL
tclwr
VIH1,VIH2
VIL1
tf
SDI
tch
tcp
tr
VIH1,VIH2
VIL1
tds
tdh
SDO
VOL5
tdc
tdr
Figure 5.Serial Interface Timing
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
5/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
Pin Description
Symbol
Pin No.
Function
Active
I/O
S1/P1/G1 to
S9/P9/G9
1 to 9
-
O
S10 to S77
10 to 77
-
O
OPEN
KS1/S79 to
KS6/S84
83 to 88
-
O
OPEN
KI1/S85 to
KI5/S89
89 to 93
-
I/O
OPEN
COM1 to COM4
COM5/S78
79 to 82
78
-
O
O
OPEN
OPEN
OSC/S90
97
-
I/O
OPEN
SCE
SCL
SDI
98
99
100
H
↑
-
I
I
I
-
SDO
VDD
95
94
-
O
-
OPEN
-
VSS
96
Segment output for displaying the display data transferred by
serial data input. The S1/P1/G1 to S9/P9/G9 pins can also be
used as General –purpose outputs when so set up by the
control data.
Segment output for displaying the display data transferred by
serial data input.
Key scan outputs
Although normal key scan timing lines require diodes to be
inserted in the timing lines to prevent shorts, since these
outputs are unbalanced CMOS transistor outputs, these
outputs will not be damaged by shorting
when these outputs are used to form a key matrix. The
KS1/S79 to KS6/S84 pins can be used as segment outputs
when so specified by the control data.
Key scan inputs
These pins have built-in pull-down resistors.
The KI1/S85 to KI5/S89 pins can be used as segment
outputs when so specified by the control data.
Common driver output pins. The frame frequency is fo[Hz].
COMMON / SEGMENT output for LCD driving
Assigned as COMMON output in1/5 Duty mode and
SEGMENT output in 1/1 Duty, 1/3 Duty and 1/4 Duty modes
Segment output for displaying the display data transferred by
serial data input.
The pin OSC/S90 can be used as external frequency input
pin when set up by the control data.
Serial data transfer inputs. Must be connected to the
controller.
SCE: Chip enable
SCL: Synchronization clock
SDI: Transfer data
Output data
Power supply pin of the IC
A power voltage of 2.7V to 6.0V must be applied to this pin.
Power supply pin. Must be connected to ground.
Handling
when
unused
OPEN
-
-
-
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
6/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
IO Equivalent Circuit
VDD
VDD
SCE/SDI/SCL
VSS
VSS
VDD
VDD
S10 to S77,
OSC/S90
COM1 to COM4
VSS
VSS
VDD
KI1/S85 to KI5/S89
VDD
S1/P1/G1 to S9/P9/G9,
KS1/S79 to KS6/S84
VSS
VSS
VDD
VDD
COM5/S78
SDO
VSS
VSS
Figure 6. I/O Equivalent Circuit
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
7/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
Serial Data Transfer Formats
1. 1/5-Duty
(1)When SCL is stopped at the low level
SCE
SCL
SDI
1
0
1
0
0
0
1
0
B0
B1
B2
B3
A0
A1
A2
A3
D1
D2
D105 D106 D107 D108 D109 D110 D111 D112 D113 D114 D115 D116 D117 D118 D119 D120
0
0
KM0 KM1 KM2 P0
P1
P2
P3
FL
Display Data
120bits
Device Code
8bits
1
0
1
0
0
0
1
0
B0
B1
B2
B3
A0
A1
A2
A3
D121
D122
0
0
0
0
0
1
0
1
0
0
0
1
0
B1
B2
B3
A0
A1
A2
A3
D241
D242
0
0
0
W11
W16 W17 W18
0
W21
Display Data
100bits
1
0
1
0
0
0
1
0
B0
B1
B2
B3
A0
A1
A2
A3
Device Code
8bits
D341
D342
FC2 FC3
OC
SC
0
BU0 BU1 BU2
W26 W27 W28
0
W31
0
0
W51
W56 W57 W58
0
W61
W66 W67 W68
0
W71
W36 W37 W38
0
W41
W46 W47 W48
1
0
DD
2 bits
W76 W77 W78
Control Data
45bits
Display Data
105bits
1
DD
2 bits
Control Data
50bits
D437 D438 D439 D440 D441 D442 D443 D444 D445
0
DD
2 bits
Control Data
30bits
D330 D331 D332 D333 D334 D335 D336 D337 D338 D339 D340 0
Device Code
8bits
FC1
PG1 PG2 PG3 PG4 PG5 PG6 PG7 PG8 PG9 PF0 PF1 PF2 PF3 CT0 CT1 CT2 CT3
Display Data
120bits
B0
DT0 DT1 FC0
Control Data
30bits
D225 D226 D227 D228 D229 D230 D231 D232 D233 D234 D235 D236 D237 D238 D239 D240
Device Code
8bits
DR
0
W81
W86 W87 W88
0
W91
W96 W97 W98
1
1
DD
2 bits
(Note6)
Figure 7. 3-SPI Data Transfer Format
(Note6) DD is direction data.
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
8/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
(2)When SCL is stopped at the high level
SCE
SCL
SDI
1
0
1
0
0
0
1
0
B0
B1
B2
B3
A0
A1
A2
A3
D1
D2
D105 D106 D107 D108 D109 D110 D111 D112 D113 D114 D115 D116 D117 D118 D119 D120
0
0
KM0 KM1 KM2 P0
P1
P2
P3
FL
Display Data
120bits
Device Code
8bits
1
0
1
0
0
0
1
0
B0
B1
B2
B3
A0
A1
A2
A3
D121
D122
0
0
0
0
0
1
0
1
0
0
0
1
0
B1
B2
B3
A0
A1
A2
A3
D241
D242
0
0
0
W11
W16 W17 W18
0
W21
Display Data
100bits
1
0
1
0
0
0
1
0
B0
B1
B2
B3
A0
A1
A2
A3
Device Code
8bits
D341
D342
SC
BU0 BU1 BU2
0
W26 W27 W28
0
W31
0
1
DD
2 bits
W36 W37 W38
0 W41
W46 W47 W48
1
0
W51
W56 W57 W58
0
W61
W66 W67 W68
0
W71
W76 W77 W78
Control Data
45bits
Display Data
105bits
0
DD
2 bits
Control Data
50bits
D437 D438 D439 D440 D441 D442 D443 D444 D445
0
DD
2 bits
Control Data
30bits
D330 D331 D332 D333 D334 D335 D336 D337 D338 D339 D340 0
Device Code
8bits
FC3 OC
PG1 PG2 PG3 PG4 PG5 PG6 PG7 PG8 PG9 PF0 PF1 PF2 PF3 CT0 CT1 CT2 CT3
Display Data
120bits
B0
DT1 FC0 FC1 FC2
Control Data
30bits
D225 D226 D227 D228 D229 D230 D231 D232 D233 D234 D235 D236 D237 D238 D239 D240
Device Code
8bits
DR DT0
0
W81
W86 W87 W88
0
W91
W96 W97 W98
1
1
DD
2 bits
(Note7)
Figure 8. 3-SPI Data Transfer Format
(Note7) DD is direction data.
・Device code････････････････････”45H”
・KM0～KM2･････････････････････Key Scan output port/Segment output port switching control data
・D1～D445･･････････････････････Display data
・P0～P3････････････････････････Segment / PWM / General Purpose output port switching control data
・FL･････････････････････････････Line Inversion or Frame Inversion switching control data
・DR････････････････････････････1/3 bias drive or 1/2 bias drive switching control data
・DT0~DT1･･････････････････････1/5 duty drive, 1/4 duty drive, 1/3 duty drive or 1/1 duty(static) drive switching control data
・FC0～FC3･････････････････････Common/Segment output waveform frame frequency switching control data
・OC･･･････････････････････････ Internal oscillator operating mode/External clock operating mode switching control data
・SC････････････････････････････Segment on/off switching control data
・BU0～BU2･････････････････････Normal mode/power-saving mode switching control data
・PG1～PG9････････････････････ PWM/General Purpose output switching control data
・PF0～PF3･････････････････････PWM output waveform frame frequency switching control data
・CT0～CT3･････････････････････LCD display contrast switching control data
・W11～W18, W21～W28, W31～W38,W41～W48, W51～W58, W61～W68, W71~W78, W81~W88, W91~W98
･･････････････････････････････････PWM output duty switching control data
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
9/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
2. 1/4-Duty
(1)When SCL is stopped at the low level
は同じ波形（ と も）
SCE
SCL
SDI
1
0
1
0
0
0
1
0
B0
B1
B2
B3
A0
A1
A2
A3
D1
D2
D105 D106 D107 D108 D109 D110 D111 D112 D113 D114 D115 D116 D117 D118 D119 D120
1
0
1
B1
B2
0
1
0
B3 A0 A1
Device Code
8bits
A2
A3
0
0
1
0
1
0
1
0
B1
B2
B3 A0 A1
Device Code
A2
A3
1
B0
0
B1
1
B2
0
B3
0
A1
1
A2
0
A3
0
0
A0
P1
P2
P3
FL
D121
D122
Device Code
D241
D242
D225 D226 D227 D228 D229 D230 D231 D232 D233 D234 D235 D236 D237 D238 D239 D240
0
0
0
0
0
D342
0
0
FC1
FC2 FC3
OC
SC
BU0 BU1 BU2
0
0
0
0
0
W11
W16 W17 W18
0
W21
W26 W27 W28
0
W31
0
0
0
0
0
0 W51
W56 W57 W58
Display Data
0
W61
W66 W67 W68
0
Control Data
W71
1
DD
2 bits
W36 W37 W38
0 W41
W46 W47 W48
1
0
DD
2 bits
Control Data
50bits
0
0
DD
2 bits
Control Data
30bits
D330 D331 D332 D333 D334 D335 D336 D337 D338 D339 D340
D360
DT0 DT1 FC0
PG1 PG2 PG3 PG4 PG5 PG6 PG7 PG8 PG9 PF0 PF1 PF2 PF3 CT0 CT1 CT2 CT3
Display Data
D341
DR
Control Data
30bits
Display Data
120bits
B0
0
KM0 KM1 KM2 P0
Display Data
120bits
Device Code
8bits
B0
0
0
W76 W77 W78
0
W81
W86 W87 W88
0
W91
W96 W97 W98
1
1
DD
2 bits
(Note8)
Figure 9. 3-SPI Data Transfer Format
(Note8) DD is direction data.
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
10/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
(2)When SCL is stopped at the high level
は同じ波形（ と も）
SCE
SCL
SDI
1
0
1
0
0
0
1
0
B0
B1
B2
B3
A0
A1
A2
A3
D1
D2
D105 D106 D107 D108 D109 D110 D111 D112 D113 D114 D115 D116 D117 D118 D119 D120
0
0
KM0 KM1 KM2 P0
P1
P2
P3
FL
Display Data
120bits
Device Code
8bits
1
0
1
0
0
0
1
0
B0
B1
B2
B3
A0
A1
A2
A3
D121
D122
0
0
0
0
0
1
0
1
0
0
0
1
0
B1
B2
B3
A0
A1
A2
A3
D241
D242
0
0
0
0
W11
W16 W17 W18
0
W21
Display Data
1
0
1
0
0
0
1
0
B0
B1
B2
B3 A0
A1
A2
A3
Device Code
D341
D342
D360
0
0
FC2 FC3
OC
SC
BU0 BU1 BU2
0
W26 W27 W28
0
W31
0
0
0
0
0
0 W51
W56 W57 W58
0
W61
W66 W67 W68
0
W71
Control Data
Display Data
1
DD
2 bits
W36 W37 W38
0 W41
W46 W47 W48
1
0
DD
2 bits
Control Data
0
0
DD
2 bits
Control Data
30bits
D330 D331 D332 D333 D334 D335 D336 D337 D338 D339 D340
Device Code
FC1
PG1 PG2 PG3 PG4 PG5 PG6 PG7 PG8 PG9 PF0 PF1 PF2 PF3 CT0 CT1 CT2 CT3
Display Data
120bits
B0
DT0 DT1 FC0
Control Data
30bits
D225 D226 D227 D228 D229 D230 D231 D232 D233 D234 D235 D236 D237 D238 D239 D240
Device Code
8bits
DR
W76 W77 W78
0
W81
W86 W87 W88
0
W91
W96 W97 W98
1
1
DD
2 bits
(Note9)
Figure 10. 3-SPI Data Transfer Format
(Note9) DD is direction data.
・Device code････････････････････”45H”
・KM0～KM2･････････････････････Key Scan output port/Segment output port switching control data
・D1～D360･･････････････････････Display data
・P0～P3････････････････････････Segment / PWM / General Purpose output port switching control data
・FL･････････････････････････････Line Inversion or Frame Inversion switching control data
・DR････････････････････････････1/3 bias drive or 1/2 bias drive switching control data
・DT0~DT1･･････････････････････1/5 duty drive, 1/4 duty drive, 1/3 duty drive or 1/1 duty(static) drive switching control data
・FC0～FC3･････････････････････Common/Segment output waveform frame frequency switching control data
・OC･･･････････････････････････ Internal oscillator operating mode/External clock operating mode switching control data
・SC････････････････････････････Segment on/off switching control data
・BU0～BU2･････････････････････Normal mode/power-saving mode switching control data
・PG1～PG9････････････････････ PWM/General Purpose output switching control data
・PF0～PF3･････････････････････PWM output waveform frame frequency switching control data
・CT0～CT3･････････････････････LCD display contrast switching control data
・W11～W18, W21～W28, W31～W38,W41～W48, W51～W58, W61～W68, W71~W78, W81~W88, W91~W98
･･････････････････････････････････PWM output duty switching control data
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
11/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
3. 1/3-Duty
(1) When SCL is stopped at the low level
は同じ波形（ と も）
SCE
SCL
SDI
1
0
1
0
0
0
1
0
B0
B1
B2
B3
A0
A1
A2
A3
D1
D2
D105 D106 D107 D108 D109 D110 D111 D112 D113 D114 D115 D116 D117 D118 D119 D120
0
B1
1
0
0
0
1
0
B2
B3
A0
A1
A2
A3
D121
D122
1
0
B1
1
0
B1
P2
P3
FL
0
0
0
0
0
1
0
0
0
1
0
B2
B3
A0
A1
A2
A3
D241
D242
D265 D266 D267 D268 D269 D270
1
0
0
0
1
0
B3
A0
A1
A2
A3
0
0
0
DT0 DT1 FC0
FC1
FC2 FC3
OC
SC
BU0 BU1 BU2
0
0
0
0
0
0
0
0
0
0
W11
W16 W17 W18
0
W21
W26 W27 W28
0
W31
0
0
0
0
0
0
0
0
0 W51
W56 W57 W58
0
W61
W66 W67 W68
0
W71
W36 W37 W38
0 W41
W46 W47 W48
1
0
DD
2 bits
W76 W77 W78
Control Data
150bits
Device Code
8bits
1
DD
2 bits
Control Data
120bits
0
0
DD
2 bits
Control Data
30bits
Display Data
30bits
B2
DR
PG1 PG2 PG3 PG4 PG5 PG6 PG7 PG8 PG9 PF0 PF1 PF2 PF3 CT0 CT1 CT2 CT3
Display Data
120bits
Device Code
8bits
B0
P1
Control Data
30bits
D225 D226 D227 D228 D229 D230 D231 D232 D233 D234 D235 D236 D237 D238 D239 D240
Device Code
8bits
B0
KM0 KM1 KM2 P0
Display Data
120bits
Device Code
8bits
1
B0
0
0
0
W81
W86 W87 W88
0
W91
W96 W97 W98
1
1
DD
2 bits
(Note10)
Figure 11. 3-SPI Data Transfer Format
(Note10) DD is direction data.
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
12/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
(2)When SCL is stopped at the high level
は同じ波形（ と も）
SCE
SCL
SDI
1
0
1
0
0
0
1
0
B0
B1
B2
B3
A0
A1
A2
A3
D1
D2
D105 D106 D107 D108 D109 D110 D111 D112 D113 D114 D115 D116 D117 D118 D119 D120
0
B1
KM0 KM1 KM2 P0
P1
P2
P3
FL
Display Data
120bits
Device Code
8bits
1
B0
0
0
1
0
0
0
1
0
B2
B3
A0
A1
A2
A3
D121
D122
0
0
0
0
0
1
0
1
0
0
0
1
0
B1
B2
B3
A0
A1
A2
A3
D241
D242
1
0
1
0
0
0
1
B0
B1
B2
B3
A0
A1
A2 A3
0
0
0
D265 D266 D267 D268 D269 D270 0
0
FC2 FC3
OC
SC
BU0 BU1 BU2
0
0
0
0
0
0
0
0
0
W11
W16 W17 W18
0
W21
W26 W27 W28
0
W31
0
0
0
0
0
0
0
0
0 W51
W56 W57 W58
0
W61
W66 W67 W68
0
W71
W36 W37 W38
0 W41
W46 W47 W48
1
0
DD
2 bits
W76 W77 W78
Control Data
150bits
Device Code
8bits
1
DD
2 bits
Control Data
120bits
0
0
DD
2 bits
Control Data
30bits
Display Data
30bits
Device Code
8bits
FC1
PG1 PG2 PG3 PG4 PG5 PG6 PG7 PG8 PG9 PF0 PF1 PF2 PF3 CT0 CT1 CT2 CT3
Display Data
120bits
B0
DT0 DT1 FC0
Control Data
30bits
D225 D226 D227 D228 D229 D230 D231 D232 D233 D234 D235 D236 D237 D238 D239 D240
Device Code
8bits
DR
0
W81
W86 W87 W88
0
W91
W96 W97 W98
1
1
DD
2 bits
(Note11)
Figure 12. 3-SPI Data Transfer Format
(Note11) DD is direction data.
・Device code････････････････････”45H”
・KM0～KM2･････････････････････Key Scan output port/Segment output port switching control data
・D1～D270･･････････････････････Display data
・P0～P3････････････････････････Segment / PWM / General Purpose output port switching control data
・FL･････････････････････････････Line Inversion or Frame Inversion switching control data
・DR････････････････････････････1/3 bias drive or 1/2 bias drive switching control data
・DT0~DT1･･････････････････････1/5 duty drive, 1/4 duty drive, 1/3 duty drive or 1/1 duty(static) drive switching control data
・FC0～FC3･････････････････････Common/Segment output waveform frame frequency switching control data
・OC･･･････････････････････････ Internal oscillator operating mode/External clock operating mode switching control data
・SC････････････････････････････Segment on/off switching control data
・BU0～BU2･････････････････････Normal mode/power-saving mode switching control data
・PG1～PG9････････････････････ PWM/General Purpose output switching control data
・PF0～PF3･････････････････････PWM output waveform frame frequency switching control data
・CT0～CT3･････････････････････LCD display contrast switching control data
・W11～W18, W21～W28, W31～W38,W41～W48, W51～W58, W61～W68, W71~W78, W81~W88, W91~W98
･･････････････････････････････････PWM output duty switching control data
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
13/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
4. 1/1-Duty(Static)
(1)When SCL is stopped at the low level
SCE
SCL
SDI
1
0
1
0
0
0
1
0
B0
B1
B2
B3
A0
A1
A2
A3
D1
D2
D81 D82 D83 D84 D85 D86
1
0
B1
0
0
0
0
0
0
1
0
B1
1
0
0
0
1
0
B2
B3
A0
A1
A2
A3
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
B1
P1
P2
P3
FL
DR DT0 DT1 FC0 FC1 FC2
FC3 OC
SC
BU0 BU1 BU2
0
0
0
0
0
0
1
0
0
0
1
0
B2
B3
A0
A1
A2
A3
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
W11
W16 W17 W18
0
PG1 PG2 PG3 PG4 PG5 PG6 PG7 PG8 PG9 PF0 PF1 PF2 PF3 CT0 CT1 CT2 CT3
0
1
0
0
0
1
0
B3
A0
A1
A2
A3
0
0
0
0
0
0
0
0
0
0
0
0
W55 W56 W57 W58
0
W61
0
W21
W26 W27 W28
0
W31
W36 W37 W38
0 W41
W46 W47 W48
1
0
DD
2 bits
W66 W67 W68
0
W71
W76 W77 W78
Control Data
150bits
Device Code
8bits
1
DD
2 bits
Control Data
150bits
B2
0
DD
2 bits
Control Data
150bits
Device Code
8bits
B0
KM0 KM1 KM2 P0
Control Data
60bits
Device Code
8bits
B0
0
0
Display Data
90bits
Device Code
8bits
B0
D87 D88 D89 D90
0
W81
W86 W87 W88
0
W91
W96 W97 W98
1
1
DD
2 bits
(Note12)
Figure 13. 3-SPI Data Transfer Format
(Note12) DD is direction data.
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
14/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
(2)When SCL is stopped at the high level
SCE
SCL
SDI
1
0
1
0
0
0
1
0
B0
B1
B2
B3
A0
A1
A2
A3
D1
D2
D81 D82 D83 D84 D85 D86 D87 D88 D89 D90
1
0
B1
0
0
0
0
0
1
0
B1
1
0
0
0
1
0
B2
B3
A0
A1
A2
A3
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
B1
KM0 KM1 KM2 P0
P1
P2
P3
FL
DR
DT0 DT1 FC0 FC1 FC2 FC3
OC
SC
BU0 BU1 BU2
1
0
0
0
1
0
B2
B3
A0
A1
A2
A3
0
0
0
0
0
0
0
0
0
0
0
PG1 PG2 PG3 PG4 PG5 PG6 PG7 PG8 PG9 PF0 PF1 PF2 PF3 CT0 CT1 CT2 CT3
0
0
0
0
0
0
0
0
0
0
0
0
W11
W16 W17 W18
1
0
0
0
1
0
B3
A0
A1
A2
A3
0
0
0
0
0
0
0
0
0
0
0
0 W51
W56 W57 W58
0
W61
0
W21
W26 W27 W28
0
1
0
W31
W36 W37 W38
0 W41
W46 W47 W48
1
0
DD
2 bits
W66 W67 W68
0
W71
W76 W77 W78
Control Data
150bits
Device Code
8bits
0
DD
2 bits
Control Data
150bits
B2
0
DD
Control Data
150bits
Device Code
8bits
B0
0
Control Data
60bits
Device Code
8bits
B0
0
Display Data
90bits
Device Code
8bits
B0
0
0
W81
W86 W87 W88
0
W91
W96 W97 W98
1
1
DD
2 bits
(Note13)
Figure 14. 3-SPI Data Transfer Format
(Note13) DD is direction data.
・Device code････････････････････”45H”
・KM0～KM2･････････････････････Key Scan output port/Segment output port switching control data
・D1～D90･･･････････････････････Display data
・P0～P3････････････････････････Segment / PWM / General Purpose output port switching control data
・FL･････････････････････････････Line Inversion or Frame Inversion switching control data
・DR････････････････････････････1/3 bias drive or 1/2 bias drive switching control data
・DT0~DT1･･････････････････････1/5 duty drive, 1/4 duty drive, 1/3 duty drive or 1/1 duty(static) drive switching control data
・FC0～FC3･････････････････････Common/Segment output waveform frame frequency switching control data
・OC･･･････････････････････････ Internal oscillator operating mode/External clock operating mode switching control data
・SC････････････････････････････Segment on/off switching control data
・BU0～BU2･････････････････････Normal mode/power-saving mode switching control data
・PG1～PG9････････････････････ PWM/General Purpose output switching control data
・PF0～PF3･････････････････････PWM output waveform frame frequency switching control data.
・CT0～CT3･････････････････････LCD display contrast switching control data.
・W11～W18, W21～W28, W31～W38,W41～W48, W51～W58, W61～W68, W71~W78, W81~W88, W91~W98
･･････････････････････････････････PWM output duty switching control data.
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
15/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
Control Data Functions
1. KM0,KM1 and KM2: Key Scan output port/Segment output port switching control data
These control data bits switch the functions of the KS1/S79 to KS6/S84 output pins between key scan output and segment
output.
Output Pin State
Maximum Number
KM0 KM1 KM2
of Input keys
KS1/S79 KS2/S80
KS3/S81
KS4/S82
KS5/S83
KS6/S84
0
0
0
KS1
KS2
KS3
KS4
KS5
KS6
30
0
0
1
S79
KS2
KS3
KS4
KS5
KS6
25
0
1
0
S79
S80
KS3
KS4
KS5
KS6
20
0
1
1
S79
S80
S81
KS4
KS5
KS6
15
1
0
0
S79
S80
S81
S82
KS5
KS6
10
1
0
1
S79
S80
S81
S82
S83
KS6
5
1
1
0
S79
S80
S81
S82
S83
S84
0
1
1
1
S79
S80
S81
S82
S83
S84
0
2. P0,P1,P2 and P3: Segment / PWM / General Purpose output port switching control data
These control bits are used to select the function of the S1/P1/G1 to S9/P9/G9 output pins (Segment Output Pins or PWM
Output Pins or General Purpose Output Pins).
P0
P1
P2
P3
S1/P1/G1
S2/P2/G2
S3/P3/G3
S4/P4/G4
S5/P5/G5
S6/P6/G6
0
0
0
0
S1
S2
S3
S4
S5
S6
0
0
0
1
P1/G1
S2
S3
S4
S5
S6
0
0
1
0
P1/G1
P2/G2
S3
S4
S5
S6
0
0
1
1
P1/G1
P2/G2
P3/G3
S4
S5
S6
0
1
0
0
P1/G1
P2/G2
P3/G3
P4/G4
S5
S6
0
1
0
1
P1/G1
P2/G2
P3/G3
P4/G4
P5/G5
S6
0
1
1
0
P1/G1
P2/G2
P3/G3
P4/G4
P5/G5
P6/G6
0
1
1
1
P1/G1
P2/G2
P3/G3
P4/G4
P5/G5
P6/G6
1
0
0
0
P1/G1
P2/G2
P3/G3
P4/G4
P5/G5
P6/G6
1
0
0
1
P1/G1
P2/G2
P3/G3
P4/G4
P5/G5
P6/G6
1
0
1
0
S1
S2
S3
S4
S5
S6
1
0
1
1
S1
S2
S3
S4
S5
S6
1
1
0
0
S1
S2
S3
S4
S5
S6
1
1
0
1
S1
S2
S3
S4
S5
S6
1
1
1
0
S1
S2
S3
S4
S5
S6
1
1
1
1
S1
S2
S3
S4
S5
S6
PWM output or General Purpose output is selected by PGx(x=1～9) control data bit.
S7/P7/G7
S8/P8/G8
S9/P9/G9
S7
S7
S7
S7
S7
S7
S7
P7/G7
P7/G7
P7/G7
S7
S7
S7
S7
S7
S7
S8
S8
S8
S8
S8
S8
S8
S8
P8/G8
P8/G8
S8
S8
S8
S8
S8
S8
S9
S9
S9
S9
S9
S9
S9
S9
S9
P9/S9
S9
S9
S9
S9
S9
S9
When the General Purpose Output Port Function is selected, the correspondence between the output pins and the
respective display data is given in the table below.
Corresponding Display Data
Output Pins
1/5 Duty mode
1/4 Duty mode
1/3 Duty mode
1/1 Duty (static) mode
S1/P1/G1
D1
D1
D1
D1
S2/P2/G2
D6
D5
D4
D2
S3/P3/G3
D11
D9
D7
D3
S4/P4/G4
D16
D13
D10
D4
S5/P5/G5
D21
D17
D13
D4
S6/P6/G6
D26
D21
D16
D5
S7/P7/G7
D31
D25
D19
D7
S8/P8/G8
D36
D29
D22
D8
S9/P9/G9
D41
D33
D25
D9
When the General Purpose Output Port Function is selected, the respective output pin outputs a “HIGH” level when its
corresponding display data is set to “1”. Likewise, it will output a “LOW” level, if its corresponding display data is set to
“0”. For example, at 1/4 Duty mode, S4/P4/G4 is used as a General Purpose Output Port, if its corresponding display data
D13 is set to “1”, then S4/P4/G4 will output “HIGH” level. Likewise, if D13 is set to “0”, then S4/P4/G4 will output “LOW” level.
3. FL: Line Inversion or Frame Inversion switching control data
This control data bit selects either line inversion mode or frame inversion mode.
FL
Inversion mode
0
Line Inversion
1
Frame Inversion
4. DR: 1/3 bias drive or 1/2 bias drive switching control data
This control data bit selects either 1/3 bias drive or 1/2 bias drive.
DR
Bias drive scheme
0
1/3 bias drive
1
1/2 bias drive
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
16/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
5. DT: 1/5 duty drive, 1/4 duty drive, 1/3 duty drive or 1/1 duty(static) drive switching control data
These control data bits select either 1/5 duty drive, 1/4 duty drive, 1/3 duty drive or 1/1 duty (static) drive
DT0
DT1
Duty drive scheme
0
0
1/1 duty (static) drive
0
1
1/3 duty drive
1
0
1/4 duty drive
1
1
1/5 duty drive
6. FC0, FC1, FC2 and FC3: Common/Segment output waveform frame frequency switching control data
These control data bits set the frame frequency for common and segment output waveforms.
FC0
FC1
FC2
FC3
Frame Frequency fo(Hz)
(Note14)
0
0
0
0
fosc
/ 12288
0
0
0
1
fosc / 10752
0
0
1
0
fosc / 9216
0
0
1
1
fosc / 7680
0
1
0
0
fosc / 6144
0
1
0
1
fosc / 4608
0
1
1
0
fosc / 3840
0
1
1
1
fosc / 3072
1
0
0
0
fosc / 2880
1
0
0
1
fosc / 2688
1
0
1
0
fosc / 2496
1
0
1
1
fosc / 2304
1
1
0
0
fosc / 2112
1
1
0
1
fosc / 1920
1
1
1
0
fosc / 1728
1
1
1
1
fosc / 1536
(Note14) fosc: Internal oscillation frequency (600 [kHz] typ.)
7. OC: Internal oscillator operating mode/External clock operating mode switching control data
OC
Operating mode
In/Out pin(OSC/S90) status
0
Internal oscillator
S90 (segment output)
1
External Clock
OSC (clock input)
8. SC: Segment on/off switching control data
This control data bit controls the on/off state of the segments.
SC
Display state
0
On
1
Off
Note that when the segments are turned off by setting SC to “1”, the segments are turned off by outputting segment
off waveforms from the segment output pins.
9. BU0,BU1 and BU2: Normal mode/power-saving mode switching control data
These control data bits select either normal mode or power-saving mode.
Segment outputs
Output Pin States During Key Scan Standby
BU0 BU1 BU2
Mode
OSC Oscillator
Common outputs
KS1
KS2
KS3
KS4
KS5
KS6
0
0
0
Normal
Operating
Operating
H
H
H
H
H
H
0
0
1
L
L
L
L
L
H
0
1
0
L
L
L
L
H
H
0
1
1
L
L
L
H
H
H
Power1
0
0
Stopped
Low(VSS)
L
L
H
H
H
H
saving
1
0
1
L
H
H
H
H
H
1
1
0
H
H
H
H
H
H
1
1
1
H
H
H
H
H
H
Power-saving mode status: S1/P1/G1 to S9/P9/G9 = active only General Purpose output
S10 to OSC/S90 = low (VSS)
COM1 to COM5 = low (VSS)
Stop the LCD drive bias voltage generation circuit
Stop the Internal oscillation circuit
However, serial data transfer is possible when at Power-saving mode.
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
17/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
10. PG1, PG2, PG3, PG4, PG5, PG6, PG7, PG8 and PG9: PWM/General Purpose output switching control data
This control data bit select either PWM output or General Purpose output of Sx/Px/Gx pins. (x=1～9)
Mode
PGx(x=1～9)
0
PWM output
1
General Purpose output
Normal behavior of changing GPO to PWM is below.
- PWM operation is started by command import timing of DD: 01 during GPO - PWM change.
- Please take care of reflect timing of new duty setting of DD: 10 and DD: 11 is from the next PWM.
SCE
DD: 01
DD: 00
DD: 10
GPO ---> PWM change
DD: 11
new duty decided timing
PWM/GPO output
start of PWM operation
next PWM cycle
(PWM waveform in immediate duty)
(PWM waveform in new duty)
In order to avoid this operation, please input commands in reverse as below.
SCE
DD:10
DD:11
new duty decided timing
DD:01
DD:00
GPO --＞PWM change
PWM/GPO output
Start of PWM operation
(PWM waveform on new duty)
11. PF0, PF1, PF2, and PF3: PWM output waveform frame frequency switching control data
These control data bits set the frame frequency for PWM output waveforms.
PF0
PF1
PF2
PF3
PWM output Frame Frequency fp(Hz)
0
0
0
0
fosc / 4096
0
0
0
1
fosc / 3840
0
0
1
0
fosc / 3584
0
0
1
1
fosc / 3328
0
1
0
0
fosc / 3072
0
1
0
1
fosc / 2816
0
1
1
0
fosc / 2560
0
1
1
1
fosc / 2304
1
0
0
0
fosc / 2048
1
0
0
1
fosc / 1792
1
0
1
0
fosc / 1536
1
0
1
1
fosc / 1280
1
1
0
0
fosc / 1024
1
1
0
1
fosc / 768
1
1
1
0
fosc / 512
1
1
1
1
fosc / 256
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
18/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
12. CT0, CT1, CT2 and CT3: LCD display contrast switching control data
These control data bits set display contrast
CT0
CT1
CT2
CT3
LCD Drive bias voltage for VLCD Level
0
0
0
0
1.000*VDD
0
0
0
1
0.975*VDD
0
0
1
0
0.950*VDD
0
0
1
1
0.925*VDD
0
1
0
0
0.900*VDD
0
1
0
1
0.875*VDD
0
1
1
0
0.850*VDD
0
1
1
1
0.825*VDD
1
0
0
0
0.800*VDD
1
0
0
1
0.775*VDD
1
0
1
0
0.750*VDD
1
0
1
1
0.725*VDD
1
1
0
0
0.700*VDD
1
1
0
1
0.675*VDD
1
1
1
0
0.650*VDD
1
1
1
1
0.625*VDD
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
19/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
(Note15)
13. W11～W18
, W21～W28, W31～W38, W41～W48, W51～W58, W61～W68, W71～W78, W81～W88 and W90~W97:
PWM output waveform duty setting control data.
These control data bits set the high level pulse width (duty) for PWM output waveforms.
N = 1 ~ 9 , Tp = 1/fp
Wn1
Wn2
Wn3
Wn4
Wn5
Wn6
Wn7
Wn8
PWM duty
0
0
0
0
0
0
0
0
(0/256) x Tp
0
0
0
0
0
0
0
1
(1/256) x Tp
0
0
0
0
0
0
1
0
(2/256) x Tp
0
0
0
0
0
0
1
1
(3/256) x Tp
0
0
0
0
0
1
0
0
(4/256) x Tp
0
0
0
0
0
1
0
1
(5/256) x Tp
0
0
0
0
0
1
1
0
(6/256) x Tp
0
0
0
0
0
1
1
1
(7/256) x Tp
0
0
0
0
1
0
0
0
(8/256) x Tp
0
0
0
0
1
0
0
1
(9/256) x Tp
0
0
0
0
1
0
1
0
(10/256) x Tp
0
0
0
0
1
0
1
1
(11/256) x Tp
0
0
0
0
1
1
0
0
(12/256) x Tp
0
0
0
0
1
1
0
1
(13/256) x Tp
0
0
0
0
1
1
1
0
(14/256) x Tp
0
0
0
0
1
1
1
1
(15/256) x Tp
0
0
0
1
0
0
0
0
(16/256) x Tp
0
0
0
1
0
0
0
1
(17/256) x Tp
0
0
0
1
0
0
1
0
(18/256) x Tp
0
0
0
1
0
0
1
1
(19/256) x Tp
0
0
0
1
0
1
0
0
(20/256) x Tp
・・・
・・・
・・・
・・・
・・・
・・・
・・・ ・・・
・・・
1
1
1
0
1
0
1
1
(235/256) x Tp
1
1
1
0
1
1
0
0
(236/256) x Tp
1
1
1
0
1
1
0
1
(237/256) x Tp
1
1
1
0
1
1
1
0
(238/256) x Tp
1
1
1
0
1
1
1
1
(239/256) x Tp
1
1
1
1
0
0
0
0
(240/256) x Tp
1
1
1
1
0
0
0
1
(241/256) x Tp
1
1
1
1
0
0
1
0
(242/256) x Tp
1
1
1
1
0
0
1
1
(243/256) x Tp
1
1
1
1
0
1
0
0
(244/256) x Tp
1
1
1
1
0
1
0
1
(245/256) x Tp
1
1
1
1
0
1
1
0
(246/256) x Tp
1
1
1
1
0
1
1
1
(247/256) x Tp
1
1
1
1
1
0
0
0
(248/256) x Tp
1
1
1
1
1
0
0
1
(249/256) x Tp
1
1
1
1
1
0
1
0
(250/256) x Tp
1
1
1
1
1
0
1
1
(251/256) x Tp
1
1
1
1
1
1
0
0
(252/256) x Tp
1
1
1
1
1
1
0
1
(253/256) x Tp
1
1
1
1
1
1
1
0
(254/256) x Tp
1
1
1
1
1
1
1
1
(255/256) x Tp
(Note15) W11～W18:S1/P1/G1 pwm duty data
W21～W28:S2/P2/G2 pwm duty data
W31～W38:S3/P3/G3 pwm duty data
W41～W48:S4/P4/G4 pwm duty data
W51～W58:S5/P5/G5 pwm duty data
W61～W68:S6/P6/G6 pwm duty data
W71～W78:S7/P7/G7 pwm duty data
W81～W88:S8/P8/G8 pwm duty data
W91～W98:S9/P9/G9 pwm duty data
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
20/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
Display Data and Output Pin Correspondence
1. 1/5 duty
(Note16)
Output pin
S1/P1/G1
S2/P2/G2
S3/P3/G3
S4/P4/G4
S5/P5/G5
S6/P6/G6
S7/P7/G7
S8/P8/G8
S9/P9/G9
S10
S11
S12
S13
S14
S15
S16
S17
S18
S19
S20
S21
S22
S23
S24
S25
S26
S27
S28
S29
S30
S31
S32
S33
S34
S35
S36
S37
S38
S39
S40
S41
S42
S43
S44
S45
S46
S47
S48
S49
S50
S51
S52
S53
S54
S55
S56
S57
S58
S59
S60
S61
S62
S63
COM1
D1
D6
D11
D16
D21
D26
D31
D36
D41
D46
D51
D56
D61
D66
D71
D76
D81
D86
D91
D96
D101
D106
D111
D116
D121
D126
D131
D136
D141
D146
D151
D156
D161
D166
D171
D176
D181
D186
D191
D196
D201
D206
D211
D216
D221
D226
D231
D236
D241
D246
D251
D256
D261
D266
D271
D276
D281
D286
D291
D296
D301
D306
D311
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
COM2
D2
D7
D12
D17
D22
D27
D32
D37
D42
D47
D52
D57
D62
D67
D72
D77
D82
D87
D92
D97
D102
D107
D112
D117
D122
D127
D132
D137
D142
D147
D152
D157
D162
D167
D172
D177
D182
D187
D192
D197
D202
D207
D212
D217
D222
D227
D232
D237
D242
D247
D252
D257
D262
D267
D272
D277
D282
D287
D292
D297
D302
D307
D312
COM3
D3
D8
D13
D18
D23
D28
D33
D38
D43
D48
D53
D58
D63
D68
D73
D78
D83
D88
D93
D98
D103
D108
D113
D118
D123
D128
D133
D138
D143
D148
D153
D158
D163
D168
D173
D178
D183
D188
D193
D198
D203
D208
D213
D218
D223
D228
D233
D238
D243
D248
D253
D258
D263
D268
D273
D278
D283
D288
D293
D298
D303
D308
D313
21/56
COM4
D4
D9
D14
D19
D24
D29
D34
D39
D44
D49
D54
D59
D64
D69
D74
D79
D84
D89
D94
D99
D104
D109
D114
D119
D124
D129
D134
D139
D144
D149
D154
D159
D164
D169
D174
D179
D184
D189
D194
D199
D204
D209
D214
D219
D224
D229
D234
D239
D244
D249
D254
D259
D264
D269
D274
D279
D284
D289
D294
D299
D304
D309
D314
COM5
D5
D10
D15
D20
D25
D30
D35
D40
D45
D50
D55
D60
D65
D70
D75
D80
D85
D90
D95
D100
D105
D110
D115
D120
D125
D130
D135
D140
D145
D150
D155
D160
D165
D170
D175
D180
D185
D190
D195
D200
D205
D210
D215
D220
D225
D230
D235
D240
D245
D250
D255
D260
D265
D270
D275
D280
D285
D290
D295
D300
D305
D310
D315
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
(Note16)
Output pin
S64
S65
S66
S67
S68
S69
S70
S71
S72
S73
S74
S75
S76
S77
KS1/S79
KS2/S80
KS3/S81
KS4/S82
KS5/S83
KS6/S84
KI1/S85
KI2/S86
KI3/S87
KI4/S88
KI5/S89
OSC/S90
COM1
D316
D321
D326
D331
D336
D341
D346
D351
D356
D361
D366
D371
D376
D381
D386
D391
D396
D401
D406
D411
D416
D421
D426
D431
D436
D441
COM2
D317
D322
D327
D332
D337
D342
D347
D352
D357
D362
D367
D372
D377
D382
D387
D392
D397
D402
D407
D412
D417
D422
D427
D432
D437
D442
COM3
D318
D323
D328
D333
D338
D343
D348
D353
D358
D363
D368
D373
D378
D383
D388
D393
D398
D403
D408
D413
D418
D423
D428
D433
D438
D443
COM4
D319
D324
D329
D334
D339
D344
D349
D354
D359
D364
D369
D374
D379
D384
D389
D394
D399
D404
D409
D414
D419
D424
D429
D434
D439
D444
COM5
D320
D325
D330
D335
D340
D345
D350
D355
D360
D365
D370
D375
D380
D385
D390
D395
D400
D405
D410
D415
D420
D425
D430
D435
D440
D445
(Note16) The Segment Output Port function is assumed to be selected for the output pins – S1/P1/G1 to S9/P9/G9, KS1/S79 to KS6/S84, KI1/S85 to KI5/S89,
OSC/S90. Also, COM5/S78 pin is used as Common output.
To illustrate further, the states of the S21 output pin is given in the table below.
Display data
State of S21 Output Pin
D101 D102 D103 D104 D105
0
0
0
0
0
LCD Segments corresponding to COM1 to COM5 are OFF.
0
0
0
0
1
LCD Segment corresponding to COM5 is ON.
0
0
0
1
0
LCD Segment corresponding to COM4 is ON.
0
0
0
1
1
LCD Segments corresponding to COM4 and COM5 are ON.
0
0
1
0
0
LCD Segment corresponding to COM3 is ON.
0
0
1
0
1
LCD Segments corresponding to COM3 and COM5 are ON.
0
0
1
1
0
LCD Segments corresponding to COM3 and COM4 are ON.
0
0
1
1
1
LCD Segments corresponding to COM3, COM4 and COM5 are ON.
0
1
0
0
0
LCD Segment corresponding to COM2 is ON.
0
1
0
0
1
LCD Segments corresponding to COM2 and COM5 are ON.
0
1
0
1
0
LCD Segments corresponding to COM2 and COM4 are ON.
0
1
0
1
1
LCD Segments corresponding to COM2, COM4 and COM5 are ON.
0
1
1
0
0
LCD Segments corresponding to COM2 and COM3 are ON.
0
1
1
0
1
LCD Segments corresponding to COM2, COM3, and COM5 are ON.
0
1
1
1
0
LCD Segments corresponding to COM2, COM3, and COM4 are ON.
0
1
1
1
1
LCD Segments corresponding to COM2, COM3, COM4 and COM5 are ON.
1
0
0
0
0
LCD Segment corresponding to COM1 is ON.
1
0
0
0
1
LCD Segments corresponding to COM1 and COM5 are ON.
1
0
0
1
0
LCD Segments corresponding to COM1 and COM4 are ON.
1
0
0
1
1
LCD Segments corresponding to COM1, COM4 and COM5 are ON.
1
0
1
0
0
LCD Segments corresponding to COM1 and COM3 are ON.
1
0
1
0
1
LCD Segments corresponding to COM1, COM3 and COM5 are ON.
1
0
1
1
0
LCD Segments corresponding to COM1, COM3 and COM4 are ON.
1
0
1
1
1
LCD Segments corresponding to COM1, COM3, COM4 and COM5 are ON.
1
1
0
0
0
LCD Segments corresponding to COM1 and COM2 are ON.
1
1
0
0
1
LCD Segments corresponding to COM1, COM2 and COM5 are ON.
1
1
0
1
0
LCD Segments corresponding to COM1, COM2 and COM4 are ON.
1
1
0
1
1
LCD Segments corresponding to COM1, COM2, COM4 and COM5 are ON.
1
1
1
0
0
LCD Segments corresponding to COM1, COM2 and COM3 are ON.
1
1
1
0
1
LCD Segments corresponding to COM1, COM2, COM3 and COM5 are ON.
1
1
1
1
0
LCD Segments corresponding to COM1, COM2, COM3 and COM4 are ON.
1
1
1
1
1
LCD Segments corresponding to COM1, COM2, COM3, COM4 and COM5
are ON.
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
22/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
2. 1/4 duty
(Note17)
Output pin
S1/P1/G1
S2/P2/G2
S3/P3/G3
S4/P4/G4
S5/P5/G5
S6/P6/G6
S7/P7/G7
S8/P8/G8
S9/P9/G9
S10
S11
S12
S13
S14
S15
S16
S17
S18
S19
S20
S21
S22
S23
S24
S25
S26
S27
S28
S29
S30
S31
S32
S33
S34
S35
S36
S37
S38
S39
S40
S41
S42
S43
S44
S45
S46
S47
S48
S49
S50
S51
S52
S53
S54
S55
S56
S57
S58
S59
S60
S61
S62
S63
COM1
D1
D5
D9
D13
D17
D21
D25
D29
D33
D37
D41
D45
D49
D53
D57
D61
D65
D69
D73
D77
D81
D85
D89
D93
D97
D101
D105
D109
D113
D117
D121
D125
D129
D133
D137
D141
D145
D149
D153
D157
D161
D165
D169
D173
D177
D181
D185
D189
D193
D197
D201
D205
D209
D213
D217
D221
D225
D229
D233
D237
D241
D245
D249
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
COM2
D2
D6
D10
D14
D18
D22
D26
D30
D34
D38
D42
D46
D50
D54
D58
D62
D66
D70
D74
D78
D82
D86
D90
D94
D98
D102
D106
D110
D114
D118
D122
D126
D130
D134
D138
D142
D146
D150
D154
D158
D162
D166
D170
D174
D178
D182
D186
D190
D194
D198
D202
D206
D210
D214
D218
D222
D226
D230
D234
D238
D242
D246
D250
COM3
D3
D7
D11
D15
D19
D23
D27
D31
D35
D39
D43
D47
D51
D55
D59
D63
D67
D71
D75
D79
D83
D87
D91
D95
D99
D103
D107
D111
D115
D119
D123
D127
D131
D135
D139
D143
D147
D151
D155
D159
D163
D167
D171
D175
D179
D183
D187
D191
D195
D199
D203
D207
D211
D215
D219
D223
D227
D231
D235
D239
D243
D247
D251
23/56
COM4
D4
D8
D12
D16
D20
D24
D28
D32
D36
D40
D44
D48
D52
D56
D60
D64
D68
D72
D76
D80
D84
D88
D92
D96
D100
D104
D108
D112
D116
D120
D124
D128
D132
D136
D140
D144
D148
D152
D156
D160
D164
D168
D172
D176
D180
D184
D188
D192
D196
D200
D204
D208
D212
D216
D220
D224
D228
D232
D236
D240
D244
D248
D252
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
(Note17)
Output pin
S64
S65
S66
S67
S68
S69
S70
S71
S72
S73
S74
S75
S76
S77
COM5/S78
KS1/S79
KS2/S80
KS3/S81
KS4/S82
KS5/S83
KS6/S84
KI1/S85
KI2/S86
KI3/S87
KI4/S88
KI5/S89
OSC/S90
COM1
D253
D257
D261
D265
D269
D273
D277
D281
D285
D289
D293
D297
D301
D305
D309
D313
D317
D321
D325
D329
D333
D337
D341
D345
D349
D353
D357
COM2
D254
D258
D262
D266
D270
D274
D278
D282
D286
D290
D294
D298
D302
D306
D310
D314
D318
D322
D326
D330
D334
D338
D342
D346
D350
D354
D358
COM3
D255
D259
D263
D267
D271
D275
D279
D283
D287
D291
D295
D299
D303
D307
D311
D315
D319
D323
D327
D331
D335
D339
D343
D347
D351
D355
D359
COM4
D256
D260
D264
D268
D272
D276
D280
D284
D288
D292
D296
D300
D304
D308
D312
D316
D320
D324
D328
D332
D336
D340
D344
D348
D352
D356
D360
(Note17) The Segment Output Port function is assumed to be selected for the output pins – S1/P1/G1 to S9/P9/G9, COM5/S78, KS1/S79 to KS6/S84,
KI1/S85 to KI5/S89, OSC/S90.
To illustrate further, the states of the S21 output pin is given in the table below.
Display data
State of S21 Output Pin
D81 D82
D83
D84
0
0
0
0
LCD Segments corresponding to COM1 to COM4 are OFF.
0
0
0
1
LCD Segment corresponding to COM4 is ON.
0
0
1
0
LCD Segment corresponding to COM3 is ON.
0
0
1
1
LCD Segments corresponding to COM3 and COM4 are ON.
0
1
0
0
LCD Segment corresponding to COM2 is ON.
0
1
0
1
LCD Segments corresponding to COM2 and COM4 are ON.
0
1
1
0
LCD Segments corresponding to COM2 and COM3 are ON.
0
1
1
1
LCD Segments corresponding to COM2, COM3 and COM4 are ON.
1
0
0
0
LCD Segment corresponding to COM1 is ON.
1
0
0
1
LCD Segments corresponding to COM1 and COM4 are ON.
1
0
1
0
LCD Segments corresponding to COM1 and COM3 are ON.
1
0
1
1
LCD Segments corresponding to COM1, COM3 and COM4 are ON.
1
1
0
0
LCD Segments corresponding to COM1 and COM2 are ON.
1
1
0
1
LCD Segments corresponding to COM1, COM2, and COM4 are ON.
1
1
1
0
LCD Segments corresponding to COM1, COM2, and COM3 are ON.
1
1
1
1
LCD Segments corresponding to COM1, COM2, COM3 and COM4 are ON.
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
24/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
3. 1/3 duty
(Note18)
Output pin
S1/P1/G1
S2/P2/G2
S3/P3/G3
S4/P4/G4
S5/P5/G5
S6/P6/G6
S7/P7/G7
S8/P8/G8
S9/P9/G9
S10
S11
S12
S13
S14
S15
S16
S17
S18
S19
S20
S21
S22
S23
S24
S25
S26
S27
S28
S29
S30
S31
S32
S33
S34
S35
S36
S37
S38
S39
S40
S41
S42
S43
S44
S45
S46
S47
S48
S49
S50
S51
S52
S53
S54
S55
S56
S57
S58
S59
S60
S61
S62
S63
COM1
D1
D4
D7
D10
D13
D16
D19
D22
D25
D28
D31
D34
D37
D40
D43
D46
D49
D52
D55
D58
D61
D64
D67
D70
D73
D76
D79
D82
D85
D88
D91
D94
D97
D100
D103
D106
D109
D112
D115
D118
D121
D124
D127
D130
D133
D136
D139
D142
D145
D148
D151
D154
D157
D160
D163
D166
D169
D172
D175
D178
D181
D184
D187
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
COM2
D2
D5
D8
D11
D14
D17
D20
D23
D26
D29
D32
D35
D38
D41
D44
D47
D50
D53
D56
D59
D62
D65
D68
D71
D74
D77
D80
D83
D85
D89
D92
D95
D98
D101
D104
D107
D110
D113
D116
D119
D122
D125
D128
D131
D134
D137
D140
D143
D146
D149
D152
D155
D158
D161
D164
D167
D170
D173
D176
D179
D182
D185
D188
COM3
D3
D6
D9
D12
D15
D18
D21
D24
D27
D30
D33
D36
D39
D42
D45
D48
D51
D54
D57
D60
D63
D66
D69
D72
D75
D78
D81
D84
D87
D90
D93
D96
D99
D102
D105
D108
D111
D114
D117
D120
D123
D126
D129
D132
D135
D138
D141
D144
D147
D150
D153
D156
D159
D162
D165
D168
D171
D174
D177
D180
D183
D186
D189
25/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
(Note18)
Output pin
S64
S65
S66
S67
S68
S69
S70
S71
S72
S73
S74
S75
S76
S77
COM5/S78
KS1/S79
KS2/S80
KS3/S81
KS4/S82
KS5/S83
KS6/S84
KI1/S85
KI2/S86
KI3/S87
KI4/S88
KI5/S89
OSC/S90
COM1
D190
D193
D196
D199
D202
D205
D208
D211
D214
D217
D220
D223
D226
D229
D232
D235
D238
D241
D244
D247
D250
D253
D256
D259
D262
D265
D268
COM2
D191
D194
D197
D200
D203
D206
D209
D212
D215
D218
D221
D224
D227
D230
D233
D236
D239
D242
D245
D248
D251
D254
D257
D260
D263
D266
D269
COM3
D192
D195
D198
D201
D204
D207
D210
D213
D216
D219
D222
D225
D228
D231
D234
D237
D240
D243
D246
D249
D252
D255
D258
D261
D264
D267
D270
(Note18) The Segment Output Port function is assumed to be selected for the output pins – S1/P1/G1 to S9/P9/G9, COM5/S78, KS1/S79 to KS6/S84,
KI1/S85 to KI5/S89, OSC/S90
To illustrate further, the states of the S21 output pin is given in the table below.
Display data
State of S21 Output Pin
D61 D62
D63
0
0
0
LCD Segments corresponding to COM1 to COM3 are OFF.
0
0
1
LCD Segment corresponding to COM3 is ON.
0
1
0
LCD Segment corresponding to COM2 is ON.
0
1
1
LCD Segments corresponding to COM2 and COM3 are ON.
1
0
0
LCD Segment corresponding to COM1 is ON.
1
0
1
LCD Segments corresponding to COM1 and COM3 are ON.
1
1
0
LCD Segments corresponding to COM1 and COM2 are ON.
1
1
1
LCD Segments corresponding to COM1, COM2 and COM3 are ON.
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
26/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
4. 1/1 duty(Static)
(Note19)
Output pin
S1/P1/G1
S2/P2/G2
S3/P3/G3
S4/P4/G4
S5/P5/G5
S6/P6/G6
S7/P7/G7
S8/P8/G8
S9/P9/G9
S10
S11
S12
S13
S14
S15
S16
S17
S18
S19
S20
S21
S22
S23
S24
S25
S26
S27
S28
S29
S30
S31
S32
S33
S34
S35
S36
S37
S38
S39
S40
S41
S42
S43
S44
S45
S46
S47
S48
S49
S50
S51
S52
S53
S54
S55
S56
S57
S58
S59
S60
S61
S62
S63
S64
COM1
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
D16
D17
D18
D19
D20
D21
D22
D23
D24
D25
D26
D27
D28
D29
D30
D31
D32
D33
D34
D35
D36
D37
D38
D39
D40
D41
D42
D43
D44
D45
D46
D47
D48
D49
D50
D51
D52
D53
D54
D55
D56
D57
D58
D59
D60
D61
D62
D63
D64
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
27/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
(Note19)
Output pin
S65
S66
S67
S68
S69
S70
S71
S72
S73
S74
S75
S76
S77
COM5/S78
KS1/S79
KS2/S80
KS3/S81
KS4/S82
KS5/S83
KS6/S84
KI1/S85
KI2/S86
KI3/S87
KI4/S88
KI5/S89
OSC/S90
COM1
D65
D66
D67
D68
D69
D70
D71
D72
D73
D74
D75
D76
D77
D78
D79
D80
D81
D82
D83
D84
D85
D86
D87
D88
D89
D90
(Note19) The Segment Output Port function is assumed to be selected for the output pins – S1/P1/G1 to S9/P9/G9, COM5/S78, KS1/S79 to KS6/S84,
KI1/S85 to KI5/S89, OSC/S90.
To illustrate further, the states of the S21 output pin is given in the table below.
Display data
State of S21 Output Pin
D21
0
LCD Segment corresponding to COM1 is ON.
LCD Segment corresponding to COM1 is OFF.
1
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
28/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
Serial Data Output
1. When SCL is stopped at the low level
(Note20)
SCE
SCL
SDI
1
1
0
0
0
0
1
0
B0
B1
B2
B3
A0
A1
A2
A3
SDO
X
KD1
KD2
KD27 KD28 KD29 KD30
SA
Output Data
Figure 15. Serial Data Output Format
(Note20)
1. X=Don’t care
2. B0 to B3, A0 to A3: Serial Interface address
2. When SCL is stopped at the high level
(Note21)
SCE
SCL
SDI
1
1
0
0
B0
B1
B2
B3
0
0
1
0
A0
A1
A2
A3
SDO
KD1
KD2 KD3
KD28 KD29 KD30 SA
X
Output Data
Figure 16. Serial Data Output Format
(Note21)
1. X=Don’t care
2. B0 to B3, A0 to A3: Serial Interface address
3. Serial Interface address: 43H
4. KD1 to KD30: Key data
5. SA: Sleep acknowledge data
6. If a key data read operation is executed when SDO is high, the read key data (KD1 to KD30) and sleep acknowledge data (SA) will be invalid.
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
29/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
Output Data
1. KD1 TO KD30: KEY DATA
When a key matrix of up to 30 keys is formed from the KS1 to KS6 output pins and the KI1 to KI5 input pins and one of
those keys is pressed, the key output data corresponding to that key will be set to 1. The table shows the relationship
between those pins and the key data bits.
Item
KS1
KS2
KS3
KS4
KS5
KS6
KI1
KD1
KD6
KD11
KD16
KD21
KD26
KI2
KD2
KD7
KD12
KD17
KD22
KD27
KI3
KD3
KD8
KD13
KD18
KD23
KD28
KI4
KD4
KD9
KD14
KD19
KD24
KD29
KI5
KD5
KD10
KD15
KD20
KD25
KD30
2. SA: Sleep Acknowledge Data
This output data is set to the state when the key is pressed. In that case SDO will go to the low level. If serial data is
input during this period and the mode is set (normal mode or sleep mode), the IC will be set to that mode. SA is set to 1
in the sleep mode and to 0 in the normal mode.
Sleep Mode
Sleep mode is set up by setting the BU0 to BU2 in the control data to 1. The segment outputs will all go low and the common
outputs will also go low, and the oscillator on the OSC pin will stop (it will be started by a key press). This reduces power
dissipation. This mode is cleared by sending control data with all the BU0 to BU2 set to 0. However, note that the S1/P1/G1 to
S9/P9/G9 outputs can be used as general-purpose output ports according to the state of the P0 to P3 control data bits, even
in sleep mode. (See Control Data Functions.)
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
30/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
Key Scan Operation Function
1. Key scan timing
The key scan period is 4608T(s). To reliably determine the on/off state of the keys, the BU91530KVT-M scans the keys twice
and determines that a key has been pressed when the key data agrees. It outputs a key data read request (a low level on
SDO) 9840T(s) after starting a key scan. If the key data does not agree and a key was pressed at that point, it scans the keys
again. Thus the BU91530KVT-M cannot detect a key press shorter than 9840T(s).
KS1
*
KS2
*
KS3
*
KS4
*
KS5
*
1
1
*
2
2
*
3
3
*
4
4
*
5
5
6
KS6
*
6
9216T[S]
9216T[S]
T=
1
fosc
(Note22)
Figure 17. Key Scan Timing
(Note22) In sleep mode the high/low state of these pins is determined by the BU0 to BU2 bits in the control data. Key scan output signals are not output from pins
that are set “L”.
2. In Normal Mode
The pins KS1 to KS6 are set “H”.
When a key is pressed a key scan is started and the keys are scanned until all keys are released. Multiple key presses are
recognized by determining whether multiple key data bits are set.
If a key is pressed for longer than 9840T(s) (Where T=1/fosc ) the BU91530KVT-M outputs a key data read request (a low level
on SDO) to the controller. The controller acknowledges this request and reads the key data. However, if SCE is high during a
serial data transfer, SDO will be set “H”.
After the controller reads the key data, the key data read request is cleared (SDO is set high) and the BU91530KVT-M
performs another key scan. Also note that SDO, being an open-drain output, requires a pull-up resistor (between 1 KΩ and
10KΩ)
Key Input 1
Key Input 2
Key scan
9840T[S]
9840T[S]
9840T[S]
SCE
CE
Serial data transfer Serial data transfer Key address(43H)
Serial data transfer
Key address
Key address
SDI
DI
SDO
D0
Key data read
Key data read
Key data read request
Key data read request
Key data read
1
Key data read request T=
fosc
Figure 18. Key Scan Operation in Normal Mode
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
31/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
3. In sleep mode
The pins KS1 to KS6 are set to high or low by the BU0 to BU2 bits in the control data. (See the control data description for
details.)
If a key on one of the lines corresponding to a KS1 to KS6 pin which is set high is pressed, the oscillator on the OSC pin is
started and a key scan is performed. Keys are scanned until all keys are released. Multiple key presses are recognized by
determining whether multiple key data bits are set.
If a key is pressed for longer than 9840T(s)(Where T=1/fosc) the BU91530KVT-M outputs a key data read request (a low level
on SDO) to the controller. The controller acknowledges this request and reads the key data. However, if SCE is high during a
serial data transfer, SDO will be set high.
After the controller reads the key data, the key data read request is cleared (SDO is set high) and the BU91530KVT-M
performs another key scan. However, this does not clear sleep mode. Also note that SDO, being an open-drain output, requires
a pull-up resistor (between 1 and 10KΩ).
Sleep mode key scan example
Example: BU0=0, BU1=0, BU2=1 (sleep with only KS6 high)
(L)KS1
(L)KS2
(L)KS3
When any one of these keys is pressed,
the oscillator on the OSC pin is started
and the keys are scanned.
(L)KS4
(L)KS5
(H)
(L)KS6
(Note23)
Kl1
Kl2
Kl3
Kl4
Kl5
(Note23)
These diodes are required to reliable recognize multiple key presses on the KS6 line when sleep mode state with only KS6 high, as in the above example. That is,
these diodes prevent incorrect operations due to sneak currents in the KS6 key scan output signal when keys on the KS1 to KS5 lines are pressed at the same time.
Key Input 2
(KS6 line)
Key scan
9840T[S]
9840T[S]
SCE
CE
Serial data transfer Serial data transfer
43H)
Key address(43H)
Serial data transfer
Key address
SDI
DI
SDO
D0
Key data read
Key data read request
Key data read
Key data read request T=
1
fosc
Figure 19. Key Scan Operation in Sleep Mode
Multiple Key Presses
Although the BU91530KVT-M is capable of key scanning without inserting diodes for dual key presses, triple key presses on the
KI1 to KI5 input pin lines, or multiple key presses on the KS1 to KS6 output pin lines, multiple presses other than these cases
may result in keys that were not pressed recognized as having been pressed. Therefore, a diode must be inserted in series with
each key. Applications that do not recognize multiple key presses of three or more keys should check the key data for three or
more 1 bit and ignore such data.
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
32/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
Controller Key Data Read Technique
When the controller receives a key data read request from BU91530KVT-M, it performs a key data read acquisition operation
using either the Timer Based Key Data Acquisition or the Interrupt Based Key Data Acquisition.
Timer Based Key Data Acquisition Technique
Under the Timer Based Key Data Acquisition Technique, the controller uses a timer to determine the states of the keys
(ON or OFF) and read the key data. Please refer to the flowchart below.
SCE
CE ＝ 「L 」
NO
SDO
D0 ＝ 「L 」
YES
Key data read
processing
Key data read processing: Refer to “Serial Data Output”
Figure 20. Flowchart
In this technique, the controller uses a timer to determine key on/off states and read the key data. The controller must check the
SDO state when SCE is low every t7 period without fail. If SDO is low, the controller recognizes that a key has been pressed
and executes the key data read operation.
The period t7 in this technique must satisfy the following condition.
T7>t4+t5+t6
If a key data read operation is executed when SDO is high, the read key data (KD1 to KD30) and sleep acknowledge data
(SA) will be invalid.
Key on
Key on
Key Input 1
Key scan
ｔ3
ｔ3
ｔ4
ｔ3
SCE
CE
ｔ6
ｔ6
ｔ6
SDI
DI
ｔ5
ｔ5
ｔ5
Key data read
D0
SDO
Key data read request
ｔ7
Controller determination
(key on)
ｔ7
ｔ7
ｔ7
Controller determination
(key on)
Controller determination
(key on)
Controller determination
(key on)
Controller determination
(key on)
t3: Key scan execution time when the key data agreed for two key scans. (9840T(s))
t4: Key scan execution time when the key data did not agree for two key scans and the key scan was executed again.
(19680T(s)) T = 1 / fosc
t5: Key address (43H) transfer time
t6: Key data read time
Figure 21. Timer based key data read operation
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
33/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
Interrupt Based Key Data Acquisition Technique
Under the Interrupt Based Key Data Acquisition Technique, the controller uses interrupts to determine the state of the
keys (ON or OFF) and read the key data. Please refer to the flow chart diagram below.
SCE
CE ＝ 「L 」
SDO＝ 「L 」
NO
YES
Key data read
processing
Wait for at
least t8
NO
SDO
D0 ＝ 「H 」
YES
Key off
Key data read processing: Refer to “Serial Data Output”
Figure 22. Flowchart
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
34/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
In this technique, the controller uses interrupts to determine key on/off states and read the key data. The controller must check
the SDO state when SCE is low. If SDO is low, the controller recognizes that a key has been pressed and executes the key data
read operation. After that the next key on/off determination is performed after the time t8 has elapsed by checking the SDO state
when SCE is low and reading the key data. The period t8 in this technique must satisfy t8 > t4.
If a key data read operation is executed when SDO is high, the read key data (KD1 to KD30) and sleep acknowledge data
(SA) will be invalid.
Key on
Key on
Key Input 1
Key scan
ｔ3
ｔ3
ｔ4
CE
SCE
ｔ6
ｔ6
SDI
DI
ｔ6
ｔ6
ｔ5
ｔ5
ｔ5
D0
SDO
ｔ3
ｔ5
Key data read
Key data read request
Controller determination
(key on)
ｔ8
Controller determination
(key on)
ｔ8
Controller determination
(key on)
ｔ8
Controller determination
(key on)
ｔ8
Controller determination
(key on)
t3: Key scan execution time when the key data agreed for two key scans. (9840T(s))
t4: Key scan execution time when the key data did not agree for two key scans and the key scan was executed again.
(19680T(s)) T = 1 / fosc
t5: Key address (43H) transfer time
t6: Key data read time
Figure 23. Interrupt Based Key Data Read Operation
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
35/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
LCD Driving Waveforms
1. Line Inversion 1/5 Duty 1/3 Bias Drive Scheme
fo[Hz]
VLCD
VLCD1
VLCD2
COM1
0V
VLCD
VLCD1
VLCD2
COM2
0V
VLCD
VLCD1
VLCD2
COM3
0V
VLCD
VLCD1
VLCD2
COM4
0V
VLCD
VLCD1
VLCD2
COM5
0V
VLCD
LCD driver output when all LCD
VLCD1
segment corresponding to COM1,
VLCD2
COM2, COM3, COM4 and COM5 are off
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM1 is on
VLCD2
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM2 is on.
VLCD2
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM1 and COM2 are on.
VLCD2
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM3 is on.
VLCD2
0V
VLCD
LCD driver output when LCD segments
VLCD1
corresponding to COM4 is on
VLCD2
0V
VLCD
LCD driver output when LCD segments
VLCD1
corresponding to COM5 is on
VLCD2
0V
VLCD
LCD driver output when LCD segments
VLCD1
corresponding to COM1, COM2 and COM3 are on
VLCD2
0V
VLCD
LCD driver output when LCD segments
VLCD1
corresponding to COM1, COM2, COM3
VLCD2
and COM4 are on
0V
VLCD
LCD driver output when LCD segments
VLCD1
corresponding to COM1, COM2 ,COM3
VLCD2
COM4 and COM5 are on
0V
Figure 24. LCD Waveform (Line Inversion, 1/5 DUTY, 1/3 BIAS)
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
36/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
2. Line Inversion 1/5 Duty 1/2 Bias Drive Scheme
fo[Hz]
VLCD
VLCD1, VLCD2
COM1
0V
VLCD
VLCD1, VLCD2
COM2
0V
VLCD
VLCD1, VLCD2
COM3
0V
VLCD
VLCD1, VLCD2
COM4
0V
VLCD
VLCD1, VLCD2
COM5
0V
LCD driver output when all LCD
VLCD
segment corresponding to COM1,
VLCD1, VLCD2
COM2, COM3, COM4 and COM5 are off
0V
VLCD
LCD driver output when only LCD segments
VLCD1, VLCD2
corresponding to COM1 is on
0V
VLCD
LCD driver output when only LCD segments
VLCD1, VLCD2
corresponding to COM2 is on.
0V
VLCD
LCD driver output when only LCD segments
VLCD1, VLCD2
corresponding to COM1 and COM2 are on.
0V
VLCD
LCD driver output when only LCD segments
VLCD1, VLCD2
corresponding to COM3 is on.
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM1 and COM3 are on
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM2 and COM3 are on
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM1, COM2 and COM3 are on
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM4 is on
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM5 is on
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM1, COM2, COM3
0V
and COM4 are on
VLCD
VLCD1, VLCD2
LCD driver output when LCD segments
0V
corresponding to COM1, COM2, COM3,
COM4 and COM5 are on
Figure 25. LCD Waveform (Line Inversion, 1/5 DUTY, 1/2 BIAS)
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
37/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
3. Line Inversion 1/4 Duty 1/3 Bias Drive Scheme
fo[Hz]
VLCD
VLCD1
VLCD2
COM1
0V
VLCD
VLCD1
VLCD2
COM2
0V
VLCD
VLCD1
VLCD2
COM3
0V
VLCD
VLCD1
VLCD2
COM4
0V
VLCD
LCD driver output when all LCD
VLCD1
segment corresponding to COM1,
VLCD2
COM2, COM3 and COM4 are off
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM1 is on
VLCD2
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM2 is on.
VLCD2
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM1 and COM2 are on.
VLCD2
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM3 is on.
VLCD2
0V
VLCD
LCD driver output when LCD segments
VLCD1
corresponding to COM4 is on.
VLCD2
0V
VLCD
LCD driver output when LCD segments
VLCD1
corresponding to COM2 and COM3 are on
VLCD2
0V
VLCD
LCD driver output when LCD segments
VLCD1
corresponding to COM1, COM2, COM3,
VLCD2
COM4 are on
0V
Figure 26. LCD Waveform (Line Inversion, 1/4 DUTY, 1/3 BIAS)
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
38/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
4. Line Inversion 1/4 Duty 1/2 Bias Drive Scheme
fo[Hz]
VLCD
VLCD1, VLCD2
COM1
0V
VLCD
VLCD1, VLCD2
COM2
0V
VLCD
VLCD1, VLCD2
COM3
0V
VLCD
VLCD1, VLCD2
COM4
0V
LCD driver output when all LCD
VLCD
segment corresponding to COM1,
VLCD1, VLCD2
COM2, COM3 and COM4 are off
0V
VLCD
LCD driver output when only LCD segments
VLCD1, VLCD2
corresponding to COM1 is on
0V
VLCD
LCD driver output when only LCD segments
VLCD1, VLCD2
corresponding to COM2 is on.
0V
VLCD
LCD driver output when only LCD segments
VLCD1, VLCD2
corresponding to COM1 and COM2 are on.
0V
VLCD
LCD driver output when only LCD segments
VLCD1, VLCD2
corresponding to COM3 is on.
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM1 and COM3 are on
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM2 and COM3 are on
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM1, COM2 and COM3 are on
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM4 is on
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM2 and COM4 are on
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM1, COM2, COM3
0V
and COM4 are on
Figure 27. LCD Waveform (Line Inversion, 1/4 DUTY, 1/2 BIAS)
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
39/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
5. Line Inversion 1/3 Duty 1/3 Bias Drive Scheme
fo[Hz]
VLCD
VLCD1
VLCD2
COM1
0V
VLCD
VLCD1
VLCD2
COM2
0V
VLCD
VLCD1
VLCD2
COM3
0V
VLCD
LCD driver output when all LCD
VLCD1
segment corresponding to COM1,
VLCD2
COM2 and COM3 are off
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM1 are on
VLCD2
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM2 are on.
VLCD2
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM1 and COM2 are on.
VLCD2
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM3 are on.
VLCD2
0V
VLCD
LCD driver output when LCD segments
VLCD1
corresponding to COM1 and COM3 are on
VLCD2
0V
VLCD
LCD driver output when LCD segments
VLCD1
corresponding to COM2 and COM3 are on
VLCD2
0V
VLCD
LCD driver output when LCD segments
VLCD1
corresponding to COM1, COM2 and COM3 are on
VLCD2
0V
Figure 28. LCD Waveform (Line Inversion, 1/3 DUTY, 1/3 BIAS)
(Note24)
(Note24) COM4 function is same as COM1 at 1/3 duty.
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
40/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
6. Line Inversion 1/3 Duty 1/2 Bias Drive Scheme)
fo[Hz]
VLCD
VLCD1, VLCD2
COM1
0V
VLCD
VLCD1, VLCD2
COM2
0V
VLCD
VLCD1, VLCD2
COM3
0V
LCD driver output when all LCD
VLCD
segment corresponding to COM1,
VLCD1, VLCD2
COM2 and COM3 are off
0V
VLCD
LCD driver output when only LCD segments
VLCD1, VLCD2
corresponding to COM1 are on
0V
VLCD
LCD driver output when only LCD segments
VLCD1, VLCD2
corresponding to COM2 are on.
0V
VLCD
LCD driver output when only LCD segments
VLCD1, VLCD2
corresponding to COM1 and COM2 are on.
0V
VLCD
LCD driver output when only LCD segments
VLCD1, VLCD2
corresponding to COM3 are on.
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM1 and COM3 are on
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM2 and COM3 are on
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM1, COM2 and COM3 are on
0V
Figure 29. LCD Waveform (Line Inversion, 1/3 DUTY, 1/2BIAS)
(Note25)
(Note25) COM4 function is same as COM1 at 1/3 duty.
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
41/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
7. Line Inversion 1/1 Duty [Static] Drive Scheme
fo[Hz]
VLCD
COM1
0V
VLCD
LCD driver output when all LCD
segments corresponding to COM1 is off
0V
VLCD
LCD driver output when all LCD
segments corresponding to COM1 is on
0V
Figure 30. LCD Waveform (Line Inversion, 1/1 DUTY)
(Note26)
(Note26) COM2, COM3 and COM4 function are same as COM1 at 1/1 duty.
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
42/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
8. Frame Inversion 1/5 Duty 1/3 Bias Drive Scheme
fo[Hz]
VLCD
VLCD1
VLCD2
COM1
0V
VLCD
VLCD1
VLCD2
COM2
0V
VLCD
VLCD1
VLCD2
COM3
0V
VLCD
VLCD1
VLCD2
COM4
0V
VLCD
VLCD1
VLCD2
COM5
0V
VLCD
LCD driver output when all LCD
VLCD1
segment corresponding to COM1,
VLCD2
COM2, COM3, COM4 and COM5 are off
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM1 is on
VLCD2
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM2 is on.
VLCD2
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM1 and COM2 are on.
VLCD2
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM3 is on.
VLCD2
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM4 is on.
VLCD2
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM5 is on.
VLCD2
0V
VLCD
LCD driver output when LCD segments
VLCD1
corresponding to COM1, COM2 and COM3 are on
VLCD2
0V
VLCD
LCD driver output when LCD segments
VLCD1
corresponding to COM1, COM2, COM3
VLCD2
and COM4 are on
0V
VLCD
LCD driver output when LCD segments
VLCD1
corresponding to COM1, COM2, COM3,
VLCD2
COM4 and COM5 are on
0V
Figure 31. LCD Waveform (Frame Inversion, 1/5 DUTY, 1/3BIAS)
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
43/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
9. Frame Inversion 1/5 Duty 1/2 Bias Drive Scheme
fo[Hz]
VLCD
VLCD1, VLCD2
COM1
0V
VLCD
VLCD1, VLCD2
COM2
0V
VLCD
VLCD1, VLCD2
COM3
0V
VLCD
VLCD1, VLCD2
COM4
0V
VLCD
VLCD1, VLCD2
COM5
0V
LCD driver output when all LCD
VLCD
segment corresponding to COM1,
VLCD1, VLCD2
COM2, COM3, COM4 and COM5 are off
0V
VLCD
LCD driver output when only LCD segments
VLCD1, VLCD2
corresponding to COM1 is on
0V
VLCD
LCD driver output when only LCD segments
VLCD1, VLCD2
corresponding to COM2 is on.
0V
VLCD
LCD driver output when only LCD segments
VLCD1, VLCD2
corresponding to COM1 and COM2 are on.
0V
VLCD
LCD driver output when only LCD segments
VLCD1, VLCD2
corresponding to COM3 is on.
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM1 and COM3 are on
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM2 and COM3 are on
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM1, COM2 and COM3 are on
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM4 is on
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM5 is on
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM1, COM2, COM3
0V
and COM4 are on
VLCD
VLCD1, VLCD2
LCD driver output when LCD segments
0V
corresponding to COM1, COM2, COM3,
COM4 and COM5 are on
Figure 32. LCD Waveform (Frame Inversion, 1/5 DUTY, 1/2BIAS)
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
44/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
10. Frame Inversion 1/4 Duty 1/3 Bias Drive Scheme
fo[Hz]
VLCD
VLCD1
VLCD2
COM1
0V
VLCD
VLCD1
VLCD2
COM2
0V
VLCD
VLCD1
VLCD2
COM3
0V
VLCD
VLCD1
VLCD2
COM4
0V
VLCD
LCD driver output when all LCD
VLCD1
segment corresponding to COM1,
VLCD2
COM2, COM3 and COM4 are off
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM1 is on
VLCD2
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM2 is on.
VLCD2
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM1 and COM2 are on.
VLCD2
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM3 is on.
VLCD2
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM4 is on.
VLCD2
0V
VLCD
LCD driver output when LCD segments
VLCD1
corresponding to COM2 and COM3 are on
VLCD2
0V
VLCD
LCD driver output when LCD segments
VLCD1
corresponding to COM1, COM2, COM3,
VLCD2
COM4 are on
0V
Figure 33. LCD Waveform (Frame Inversion, 1/4 DUTY, 1/3BIAS)
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
45/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
11. Frame Inversion 1/4 Duty 1/2 Bias Drive Scheme
fo[Hz]
VLCD
VLCD1, VLCD2
COM1
0V
VLCD
VLCD1, VLCD2
COM2
0V
VLCD
VLCD1, VLCD2
COM3
0V
VLCD
VLCD1, VLCD2
COM4
0V
LCD driver output when all LCD
VLCD
segment corresponding to COM1,
VLCD1, VLCD2
COM2, COM3 and COM4 are off
0V
VLCD
LCD driver output when only LCD segments
VLCD1, VLCD2
corresponding to COM1 is on
0V
VLCD
LCD driver output when only LCD segments
VLCD1, VLCD2
corresponding to COM2 is on.
0V
VLCD
LCD driver output when only LCD segments
VLCD1, VLCD2
corresponding to COM1 and COM2 are on.
0V
VLCD
LCD driver output when only LCD segments
VLCD1, VLCD2
corresponding to COM3 is on.
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM1 and COM3 are on
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM2 and COM3 are on
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM1, COM2 and COM3 are on
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM4 is on
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM2 and COM4 are on
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM1, COM2, COM3
0V
and COM4 are on
Figure 34. LCD Waveform (Frame Inversion, 1/4 DUTY, 1/2BIAS)
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
46/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
12. Frame Inversion 1/3 Duty 1/3 Bias Drive Scheme
fo[Hz]
VLCD
VLCD1
VLCD2
COM1
0V
VLCD
VLCD1
VLCD2
COM2
0V
VLCD
VLCD1
VLCD2
COM3
0V
VLCD
LCD driver output when all LCD
VLCD1
segment corresponding to COM1,
VLCD2
COM2 and COM3 are off
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM1 are on
VLCD2
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM2 are on.
VLCD2
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM1 and COM2 are on.
VLCD2
0V
VLCD
LCD driver output when only LCD segments
VLCD1
corresponding to COM3 are on.
VLCD2
0V
VLCD
LCD driver output when LCD segments
VLCD1
corresponding to COM1 and COM3 are on
VLCD2
0V
VLCD
LCD driver output when LCD segments
VLCD1
corresponding to COM2 and COM3 are on
VLCD2
0V
VLCD
LCD driver output when LCD segments
VLCD1
corresponding to COM1, COM2 and COM3 are on
VLCD2
0V
Figure 35. LCD Waveform (Frame Inversion, 1/3 DUTY, 1/3BIAS)
(Note27)
(Note27) COM4 function is same as COM1 at 1/3 duty.
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
47/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
13. Frame Inversion 1/3 Duty 1/2 Bias Drive Scheme
fo[Hz]
VLCD
VLCD1, VLCD2
COM1
0V
VLCD
VLCD1, VLCD2
COM2
0V
VLCD
VLCD1, VLCD2
COM3
0V
LCD driver output when all LCD
VLCD
segment corresponding to COM1,
VLCD1, VLCD2
COM2 and COM3 are off
0V
VLCD
LCD driver output when only LCD segments
VLCD1, VLCD2
corresponding to COM1 are on
0V
VLCD
LCD driver output when only LCD segments
VLCD1, VLCD2
corresponding to COM2 are on.
0V
VLCD
LCD driver output when only LCD segments
VLCD1, VLCD2
corresponding to COM1 and COM2 are on.
0V
VLCD
LCD driver output when only LCD segments
VLCD1, VLCD2
corresponding to COM3 are on.
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM1 and COM3 are on
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM2 and COM3 are on
0V
VLCD
LCD driver output when LCD segments
VLCD1, VLCD2
corresponding to COM1, COM2 and COM3 are on
0V
Figure 36. LCD Waveform (Frame Inversion, 1/3 DUTY, 1/2 BIAS)
(Note28)
(Note28) COM4 function is same as COM1 at 1/3 duty.
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
48/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
14. Frame Inversion 1/1 Duty [Static] Drive Scheme
fo[Hz]
VLCD
COM1
0V
VLCD
LCD driver output when all LCD
segments corresponding to COM1 is off
0V
VLCD
LCD driver output when all LCD
segments corresponding to COM1 is on
0V
Figure 37. LCD Waveform (Frame Inversion, 1/1 DUTY)
(Note29)
(Note29) COM2, COM3 and COM4 function are same as COM1 at 1/1 duty.
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
49/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
Oscillation Stabilization Time
It must be noted that the oscillation of the internal oscillation circuit is unstable for a maximum of 100μs (oscillation
stabilization time) after oscillation has started.
Internal oscillation
circuit
Oscillation stopped
Oscillation
stabilization time
(100 [us] max.)
Oscillation operation
(under normal conditions)
1.If the INHb pin status is switched from "L" to "H"
When
control
datadata
OC =OC
"0"=and
when
control
"0"BU0~BU2=
and BU0～"000"
="0"
2.If the contorol data BU is set from "1" to "0"
when INHb = "H" and contorol data OC ="0"
Figure 38. Oscillation Stabilization Time
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
50/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
Voltage Detection Type Reset Circuit (VDET)
The Voltage Detection Type Reset Circuit generates an output signal that resets the system when power is applied for
the first time and when the power supply voltage drops (that is, for example, the power supply voltage is less than or equal to
the power down detection voltage (VDET = 1.8V typ.). To ensure that this reset function works properly, it is recommended that
a capacitor be connected to the power supply line so that both the power supply voltage (VDD) rise time when power is first
applied and the power supply voltage (VDD) fall time when the voltage drops are at least 1ms.
t1
t2
VDD
Figure 39. VDET Detection Timing
Power supply voltage VDD rise time: t1 > 1ms
Power supply voltage VDD fall time: t2 > 1ms
RESET CONDITION
When BU91530KVT-M is initialized, the internal status after power supply has been reset as the following table.
Instruction
Key Scan mode
S1/P1/G1 to S9/P9/G9 pin
Inversion mode
LCD bias
LCD duty
DISPLAY frequency
Display clock mode
LCD display
Power mode
PWM/GPO output
PWM frequency
PWM duty
Display Contrast setting
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
At Reset Condition
[KM0,KM1,KM2]=[1,1,1]:Keyscan no use
[P0,P1,P2,P3]=[0,0,0,0]:all segment output
FL=0:Line Inversion
DR=0:1/3 bias
[DT0,DT1]=[1,0]:1/4 duty
[FC0,FC1,FC2,FC3]=[0,0,0,0]:fosc/12288
OC=0:Internal oscillator
SC=1:OFF
[BU0, BU1, BU2]=[1,1,1]:Power saving mode
PGx=0:PWM output(x=1～9)
[PF0,PF1,PF2,PF3]=[0,0,0,0]: fosc /4096
[Wn1～Wn8]=[0,0,0,0,0,0,0,0]:0/256)xTp
(n=1～9,Tp=1/fp)
[CT0,CT1,CT2,CT3]=[0,0,0,0]:VLCD Level is
1.00*VDD
51/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
Operational Notes
1.
Reverse Connection of Power Supply
Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when
connecting the power supply, such as mounting an external diode between the power supply and the IC’s power
supply pins.
2.
Power Supply Lines
Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the
digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog
block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and
aging on the capacitance value when using electrolytic capacitors.
3.
Ground Voltage
Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.
4.
Ground Wiring Pattern
When using both small-signal and large-current ground traces, the two ground traces should be routed separately but
connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal
ground caused by large currents. Also ensure that the ground traces of external components do not cause variations
on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.
5.
Thermal Consideration
Should by any chance the power dissipation rating be exceeded the rise in temperature of the chip may result in
deterioration of the properties of the chip. The absolute maximum rating of the Pd stated in this specification is when
the IC is mounted on a 70mm x 70mm x 1.6mm glass epoxy board. In case of exceeding this absolute maximum
rating, increase the board size and copper area to prevent exceeding the Pd rating.
6.
Recommended Operating Conditions
These conditions represent a range within which the expected characteristics of the IC can be approximately
obtained. The electrical characteristics are guaranteed under the conditions of each parameter.
7.
Inrush Current
When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may
flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power
supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring,
and routing of connections.
8.
Operation Under Strong Electromagnetic Field
Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.
9.
Testing on Application Boards
When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may
subject the IC to stress. Always discharge capacitors completely after each process or step. The IC’s power supply
should always be turned off completely before connecting or removing it from the test setup during the inspection
process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during
transport and storage.
10. Inter-pin Short and Mounting Errors
Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in
damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin.
Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment)
and unintentional solder bridge deposited in between pins during assembly to name a few.
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
52/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
Operational Notes – continued
11. Unused Input Pins
Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and
extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small
charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and
cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the
power supply or ground line.
12. Regarding the Input Pin of the IC
In the construction of this IC, P-N junctions are inevitably formed creating parasitic diodes or transistors. The
operation of these parasitic elements can result in mutual interference among circuits, operational faults, or physical
damage. Therefore, conditions which cause these parasitic elements to operate, such as applying a voltage to an
input pin lower than the ground voltage should be avoided. Furthermore, do not apply a voltage to the input pins
when no power supply voltage is applied to the IC. Even if the power supply voltage is applied, make sure that the
input pins have voltages within the values specified in the electrical characteristics of this IC.
13. Data transmission
To refrain from data transmission is strongly recommended while power supply is rising up or falling down to prevent
from the occurrence of disturbances on transmission and reception.
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
53/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
Ordering Information
B
U
9
1
5
3
0
Part Number
K
V
T
Package
KVT : TQFP100V
-
ME2
Product Rank
M: for Automotive
Packaging Specification
E2: Embossed tape and reel
(TQFP100V)
None: Tray (TQFP100V)
Marking Diagram
TQFP100V (TOP VIEW)
Part Number Marking
Lot Number Marking
U91530KVTM
1PIN MARK
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
54/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
Physical Dimension, Tape and Reel Information
Package Name
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
TQFP100V
55/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
BU91530KVT-M
Version / Revision History
Version
001
date
19. Aug. 2014 New Release
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
description
56/56
TSZ02201-0P4P0D301190-1-2
19.Aug.2015 Rev.001
Datasheet
Notice
Precaution on using ROHM Products
1.
If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1),
aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life,
bodily injury or serious damage to property (“Specific Applications”), please consult with the ROHM sales
representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way
responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any
ROHM’s Products for Specific Applications.
(Note1) Medical Equipment Classification of the Specific Applications
JAPAN
USA
EU
CHINA
CLASSⅢ
CLASSⅡb
CLASSⅢ
CLASSⅢ
CLASSⅣ
CLASSⅢ
2.
ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor
products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate
safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which
a failure or malfunction of our Products may cause. The following are examples of safety measures:
[a] Installation of protection circuits or other protective devices to improve system safety
[b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
3.
Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below.
Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the
use of any ROHM’s Products under any special or extraordinary environments or conditions. If you intend to use our
Products under any special or extraordinary environments or conditions (as exemplified below), your independent
verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
[a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
[b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
[c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl2,
H2S, NH3, SO2, and NO2
[d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
[e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
[f] Sealing or coating our Products with resin or other coating materials
[g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of
flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning
residue after soldering
[h] Use of the Products in places subject to dew condensation
4.
The Products are not subject to radiation-proof design.
5.
Please verify and confirm characteristics of the final or mounted products in using the Products.
6.
In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied,
confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power
exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect
product performance and reliability.
7.
De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual
ambient temperature.
8.
Confirm that operation temperature is within the specified range described in the product specification.
9.
ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in
this document.
Precaution for Mounting / Circuit board design
1.
When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product
performance and reliability.
2.
In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must
be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products,
please consult with the ROHM representative in advance.
For details, please refer to ROHM Mounting specification
Notice-PAA-E
© 2015 ROHM Co., Ltd. All rights reserved.
Rev.001
Datasheet
Precautions Regarding Application Examples and External Circuits
1.
If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the
characteristics of the Products and external components, including transient characteristics, as well as static
characteristics.
2.
You agree that application notes, reference designs, and associated data and information contained in this document
are presented only as guidance for Products use. Therefore, in case you use such information, you are solely
responsible for it and you must exercise your own independent verification and judgment in the use of such information
contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses
incurred by you or third parties arising from the use of such information.
Precaution for Electrostatic
This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper
caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be
applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron,
isolation from charged objects, setting of Ionizer, friction prevention and temperature / humidity control).
Precaution for Storage / Transportation
1.
Product performance and soldered connections may deteriorate if the Products are stored in the places where:
[a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
[b] the temperature or humidity exceeds those recommended by ROHM
[c] the Products are exposed to direct sunshine or condensation
[d] the Products are exposed to high Electrostatic
2.
Even under ROHM recommended storage condition, solderability of products out of recommended storage time period
may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is
exceeding the recommended storage time period.
3.
Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads
may occur due to excessive stress applied when dropping of a carton.
4.
Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of
which storage time is exceeding the recommended storage time period.
Precaution for Product Label
QR code printed on ROHM Products label is for ROHM’s internal use only.
Precaution for Disposition
When disposing Products please dispose them properly using an authorized industry waste company.
Precaution for Foreign Exchange and Foreign Trade act
Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign
trade act, please consult with ROHM in case of export.
Precaution Regarding Intellectual Property Rights
1.
All information and data including but not limited to application example contained in this document is for reference
only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any
other rights of any third party regarding such information or data.
2.
ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the
Products with other articles such as components, circuits, systems or external equipment (including software).
3.
No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any
third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM
will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to
manufacture or sell products containing the Products, subject to the terms and conditions herein.
Other Precaution
1.
This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
2.
The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written
consent of ROHM.
3.
In no event shall you use in any way whatsoever the Products and the related technical information contained in the
Products or this document for any military purposes, including but not limited to, the development of mass-destruction
weapons.
4.
The proper names of companies or products described in this document are trademarks or registered trademarks of
ROHM, its affiliated companies or third parties.
Notice-PAA-E
© 2015 ROHM Co., Ltd. All rights reserved.
Rev.001
Datasheet
General Precaution
1. Before you use our Pro ducts, you are requested to care fully read this document and fully understand its contents.
ROHM shall n ot be in an y way responsible or liabl e for fa ilure, malfunction or acci dent arising from the use of a ny
ROHM’s Products against warning, caution or note contained in this document.
2. All information contained in this docume nt is current as of the issuing date and subj ect to change without any prior
notice. Before purchasing or using ROHM’s Products, please confirm the la test information with a ROHM sale s
representative.
3.
The information contained in this doc ument is provi ded on an “as is” basis and ROHM does not warrant that all
information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or
liable for an y damages, expenses or losses incurred b y you or third parties resulting from inaccur acy or errors of or
concerning such information.
Notice – WE
© 2015 ROHM Co., Ltd. All rights reserved.
Rev.001
Datasheet
BU91530KVT-M - Web Page
Buy
Distribution Inventory
Part Number
Package
Unit Quantity
Minimum Package Quantity
Packing Type
Constitution Materials List
RoHS
BU91530KVT-M
TQFP100V
500
500
Taping
inquiry
Yes
工商网监
湘ICP备2023018690号
