K1S1616B1A-BI70

K1S1616B1A Document Title 1Mx16 bit Uni-Transistor Random Access Memory Preliminary UtRAM Revision History Revision No. History 0.0 Initial Draft Draft Date October 6, 2003 Remark Preliminary The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices. -1- Revision 0.0 October 2003 K1S1616B1A 1M x 16 bit Uni-Transistor CMOS RAM FEATURES • • • • • • Preliminary UtRAM GENERAL DESCRIPTION The K1S1616B1A is fabricated by SAMSUNG′s advanced CMOS technology using one transistor memory cell. The device supports Industrial temperature range and 48 ball Chip Scale Package for user flexibility of system design. The device also supports dual chip selection for user interface. Process Technology: CMOS Organization: 1M x16 bit Power Supply Voltage: 1.7V~2.1V Three State Outputs Compatible with Low Power SRAM Dual Chip selection support • Package Type: 48-FBGA-6.00x7.00 PRODUCT FAMILY Power Dissipation Product Family Operating Temp. Vcc Range Speed Standby (ISB1, Max.) 80µA Operating (ICC2, Max.) 25mA PKG Type K1S1616B1A-I Industrial(-40~85°C) 1.7V~2.1V 70/85ns 48-FBGA-6.00x7.00 PIN DESCRIPTION 1 2 3 4 5 6 FUNCTIONAL BLOCK DIAGRAM Clk gen. Precharge circuit. A LB OE A0 A1 A2 CS2 Vcc Vss B I/O9 UB A3 A4 CS1 I/O1 Row Addresses Row select Memory array C I/O10 I/O11 A5 A6 I/O2 I/O3 D Vss I/O12 A17 A7 I/O4 Vcc I/O1~I/O8 E Vcc I/O13 DNU A16 I/O5 Vss I/O9~I/O16 Data cont Data cont Data cont I/O Circuit Column select F I/O15 I/O14 A14 A15 I/O6 I/O7 G I/O16 A19 A12 A13 WE I/O8 Column Addresses H A18 A8 A9 A10 A11 DNU CS1 CS2 OE WE UB LB 48-FBGA: Top View(Ball Down) Control Logic Name CS1,CS2 OE WE A0~A19 Function Chip Select Inputs Output Enable Input Write Enable Input Address Inputs Name Vcc Vss UB LB DNU Function Power Ground Upper Byte(I/O9~16) Lower Byte(I/O1~8) Do Not Use1) I/O1~I/O16 Data Inputs/Outputs 1) Reserved for future use. SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice. -2Revision 0.0 October 2003 K1S1616B1A POWER UP SEQUENCE 1. Apply power. 2. Maintain stable power(Vcc min.=1.7V) for a minimum 200µs with CS1=high.or CS2=low. Preliminary UtRAM TIMING WAVEFORM OF POWER UP(1) (CS1 controlled) VCC(Min) VCC Min. 200µs ≈ ≈ CS1 ≈≈ CS2 Power Up Mode POWER UP(1) Normal Operation 1. After VCC reaches VCC(Min.), wait 200µs with CS1 high. Then the device gest into the normal operation. TIMING WAVEFORM OF POWER UP(2) (CS2 controlled) VCC(Min) VCC Min. 200µs ≈ ≈≈ CS1 CS2 Power Up Mode ≈ Normal Operation POWER UP(2) 1. After VCC reaches VCC(Min.), wait 200µs with CS2 low. Then the device gets into the normal operation. -3- Revision 0.0 October 2003 K1S1616B1A FUNCTIONAL DESCRIPTION CS1 H X1) X1) L L L L L L L L CS2 X 1) Preliminary UtRAM OE X 1) WE X 1) LB X 1) UB X 1) I/O1~8 High-Z High-Z High-Z High-Z High-Z Dout High-Z Dout Din High-Z Din I/O9~16 High-Z High-Z High-Z High-Z High-Z High-Z Dout Dout High-Z Din Din Mode Deselected Deselected Deselected Output Disabled Output Disabled Lower Byte Read Upper Byte Read Word Read Lower Byte Write Upper Byte Write Word Write Power Standby Standby Standby Active Active Active Active Active Active Active Active L X1) H H H H H H H H X1) X1) H H L L L X1) X 1) X1) X1) H H H H H L L L X1) H L X 1) X1) H X1) L H L L H L L L H L L H L X1) 1. X means don′t care.(Must be low or high state) ABSOLUTE MAXIMUM RATINGS1) Item Voltage on any pin relative to Vss Voltage on Vcc supply relative to Vss Power Dissipation Storage temperature Operating Temperature Symbol VIN, VOUT VCC PD TSTG TA Ratings -0.2 to VCC+0.3V -0.2 to 2.5V 1.0 -65 to 150 -40 to 85 Unit V V W °C °C 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to be used under recommended operating condition. Exposure to absolute maximum rating conditions longer than 1 second may affect reliability. -4- Revision 0.0 October 2003 K1S1616B1A PRODUCT LIST Industrial Temperature Products(-40~85°C) Part Name K1S1616B1A-FI70 K1S1616B1A-FI85 K1S1616B1A-BI701) K1S1616B1A-BI851) 1. Lead Free Product Preliminary UtRAM Function 48-FBGA-6.00x7.00, 70ns 48-FBGA-6.00x7.00, 85ns 48-FBGA-6.00x7.00, 70ns 48-FBGA-6.00x7.00, 85ns RECOMMENDED DC OPERATING CONDITIONS1) Item Supply voltage Ground Input high voltage Input low voltage 1. TA=-40 to 85°C, otherwise specified. 2. Overshoot: Vcc+1.0V in case of pulse width ≤20ns. 3. Undershoot: -1.0V in case of pulse width ≤20ns. 4. Overshoot and undershoot are sampled, not 100% tested. Symbol Vcc Vss VIH VIL Min 1.7 0 1.4 -0.23) Typ 1.8/2.0 0 - Max 2.1 0 VCC+0.3 0.4 2) Unit V V V V CAPACITANCE1)(f=1MHz, TA=25°C) Item Input capacitance Input/Output capacitance 1. Capacitance is sampled, not 100% tested. Symbol CIN CIO Test Condition VIN=0V VIO=0V Min - Max 8 10 Unit pF pF DC AND OPERATING CHARACTERISTICS Item Input leakage current Output leakage current Symbol Test Conditions VIN=Vss to Vcc CS1=VIH or CS2=VIL or OE=VIH or WE=VIL or LB=UB=VIH, VIO=Vss to Vcc Cycle time=1µs, 100% duty, IIO=0mA, CS1≤0.2V, LB≤0.2V or/and UB≤0.2V, CS2≥VCC-0.2V, VIN≤0.2V or VIN≥VCC-0.2V Cycle time=Min, IIO=0mA, 100% duty, CS1=VIL, CS2=VIH LB=VIL or/and UB=VIL, VIN=VIH or VIL IOL = 0.1mA IOH = -0.1mA Other inputs=0~Vcc 1) CS1≥VCC-0.2V, CS2≥VCC-0.2V(CS1 controlled) or 2) 0V ≤ CS2 ≤ 0.2V(CS2 controlled) Min -1 -1 1.4 - Typ - Max Unit 1 1 5 25 0.2 80 µA µA mA mA V V µA ILI ILO ICC1 Average operating current ICC2 Output low voltage Output high voltage Standby Current(CMOS) VOL VOH ISB1 -5- Revision 0.0 October 2003 K1S1616B1A AC OPERATING CONDITIONS TEST CONDITIONS(Test Load and Test Input/Output Reference) Input pulse level: 0.2 to Vcc-0.2V Input rising and falling time: 5ns Input and output reference voltage: 0.5 x VCC Output load (See right): CL=50pF CL Dout Preliminary UtRAM 1. Including scope and jig capacitance AC CHARACTERISTICS(Vcc=1.7~2.1V, TA=-40 to 85°C) Speed Bins Parameter List Symbol Min Read Cycle Time Address Access Time Chip Select to Output Output Enable to Valid Output UB, LB Access Time Read Chip Select to Low-Z Output UB, LB Enable to Low-Z Output Output Enable to Low-Z Output Chip Disable to High-Z Output UB, LB Disable to High-Z Output Output Disable to High-Z Output Output Hold from Address Change Write Cycle Time Chip Select to End of Write Address Set-up Time Address Valid to End of Write UB, LB Valid to End of Write Write Write Pulse Width Write Recovery Time Write to Output High-Z Data to Write Time Overlap Data Hold from Write Time End Write to Output Low-Z 1. tWP(min)=70ns for continuous write operation over 50 times. 70ns Max 70 70 35 70 25 25 25 25 Min 85 10 10 5 0 0 0 5 85 70 0 70 70 601) 0 0 35 0 5 85ns Max 85 85 40 85 25 25 25 25 - Units tRC tAA tCO tOE tBA tLZ tBLZ tOLZ tHZ tBHZ tOHZ tOH tWC tCW tAS tAW tBW tWP tWR tWHZ tDW tDH tOW 70 10 10 5 0 0 0 5 70 60 0 60 60 551) 0 0 30 0 5 ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns -6- Revision 0.0 October 2003 K1S1616B1A TIMING DIAGRAMS Preliminary UtRAM TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS1=OE=VIL, CS2=WE=VIH, UB or/and LB=VIL) tRC Address tOH Data Out Previous Data Valid tAA Data Valid TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH) tRC Address tAA tCO tOH CS1 CS2 tHZ UB, LB tBA tBHZ OE tOLZ tBLZ Data out High-Z tOE tOHZ Data Valid tLZ NOTES (READ CYCLE) 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection. 3. If invalid address signals shorter than min. tRC are continuously repeated for over 4us, the device needs a normal read timing(tRC) or needs to sustain standby state for min. tRC at least once in every 4us. -7- Revision 0.0 October 2003 K1S1616B1A TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled) tWC Address tCW(2) CS1 tWR(4) Preliminary UtRAM CS2 tAW tBW tWP(1) WE tAS(3) tDW Data in High-Z tWHZ Data out Data Undefined Data Valid tOW tDH High-Z UB, LB TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled) tWC Address tAS(3) CS1 tAW CS2 tBW UB, LB tWP(1) WE tDW Data in Data Valid tDH tCW(2) tWR(4) Data out High-Z High-Z -8- Revision 0.0 October 2003 K1S1616B1A TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled) tWC Address tAS(3) CS1 tAW CS2 tBW UB, LB tWP(1) WE tDW Data in Data Valid tDH tCW(2) tWR(4) Preliminary UtRAM Data out High-Z High-Z TIMING WAVEFORM OF WRITE CYCLE(4) (UB, LB Controlled) tWC Address tCW(2) CS1 tAW CS2 UB, LB tBW tAS(3) tWP(1) WE tDW Data in Data Valid tDH tWR(4) Data out NOTES (WRITE CYCLE) High-Z High-Z 1. A write occurs during the overlap(tWP) of low CS1 and low WE. A write begins when CS1 goes low and WE goes low with asserting UB or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when CS1 goes high and WE goes high. The tWP is measured from the beginning of write to the end of write. 2. tCW is measured from the CS1 going low to the end of write. 3. tAS is measured from the address valid to the beginning of write. 4. tWR is measured from the end of write to the address change. tWR is applied in case a write ends with CS1 or WE going high. -9- Revision 0.0 October 2003 K1S1616B1A PACKAGE DIMENSION 48 TAPE BALL GRID ARRAY(0.75mm ball pitch) Top View Bottom View B B 6 A #A1 B C D 5 4 B1 Preliminary UtRAM Unit: millimeters 3 2 1 C1 E C1/ 2 F G H B/2 Detail A A 0.35/Typ. Y 0.55/Typ. Notes. 1. Bump counts: 48(8 row x 6 column) 2. Bump pitch : (x,y)=(0.75 x 0.75)(typ.) 3. All tolerence are ±0.050 unless specified beside figures. 4. Typ : Typical 5. Y is coplanarity: 0.10(Max) - 10 - Side View D C Min A B B1 C C1 D E E1 E2 Y 5.90 6.90 0.40 0.30 - Typ 0.75 6.00 3.75 7.00 5.25 0.45 0.90 0.55 0.35 - Max 6.10 7.10 0.50 1.00 0.40 0.10 C Revision 0.0 October 2003 C E2 E1 E