72722PM

Ordering number : ENN6123A CMOS IC LC72722, 72722M, 72722PM Single-Chip RDS Signal-Processing System LSI Overview The LC72722 and LC72722M, LC72722PM are singlechip system ICs that implement the signal processing required by the European Broadcasting Union RDS (Radio Data System) standard and by the US NRSC (National Radio System Committee) RDBS (Radio Broadcast Data System) standard. These ICs include band-pass filter, demodulator, synchronization, and error correction circuits as well as data buffer RAM on chip and perform effective error correction using a soft-decision error correction technique. Functions • Band-pass filter: Switched capacitor filter (SCF) • Demodulator: RDS data clock regeneration and demodulated data reliability information • Synchronization: Block synchronization detection (with variable backward and forward protection conditions) • Error correction: Soft-decision/hard-decision error correction • Buffer RAM: Adequate for 24 blocks of data (about 500 ms) and flag memory • Data I/O: CCB interface (power on reset) • Two synchronization detection circuits provide continuous and stable detection of the synchronization timing. • Data can be read out starting with the backwardprotection block data after a synchronization reset. • Bit slip detection and correction • Low spurious radiation • Fully adjustment free • Operating power-supply voltage: 4.5 to 5.5 V • Operating temperature: –40 to +85°C • Package: LC72722 : DIP24S LC72722M : MFP24S LC72722PM : MFP24 Package Dimensions unit: mm 3067A-DIP24S [LC72722] 21.0 24 13 7.62 6.4 1 0.9 12 3.3 3.9max • Error correction capability improved by soft-decision error correction • The load on the control microprocessor can be reduced by storing decoded data in the on-chip data buffer RAM. (0.71) 1.78 0.48 0.95 0.51min (3.25) Features SANYO: DIP24S • CCB is a trademark of SANYO ELECTRIC CO., LTD. • CCB is SANYO’s original bus format and all the bus addresses are controlled by SANYO. Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft’s control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications. SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein. SANYO Electric Co.,Ltd. Semiconductor Company TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN 51202AS (OT)/83199TH (OT) No. 6123-1/15 0.25 LC72722, 72722M, 72722PM unit: mm unit: mm 3112A-MFP24S [LC72722M] 24 13 3045C-MFP24 [LC72722PM] 15.2 24 13 10.5 5.4 7.6 7.9 1.7max 0.63 1 12.5 12 0.15 1 (0.62) 1.27 0.35 12 0.15 0.1 1.5 (2.15) 0.35 1.0 (0.75) 2.35max Pin Assignment VREF 1 MPXIN 2 Vdda 3 Vssa 4 FLOUT 5 CIN 6 T1 7 T2 8 T3(RDCL) 9 T4(RDDA) 10 T5(RSFT) 11 XOUT 12 24 SYR 23 CE 22 DI 21 CL 20 DO LC72722 19 RDS-ID LC72722M 18 SYNC LC72722PM 17 T7(CORREC/ARI-ID/TA/BEO) 16 T6(ERROR/57K/TP/BE1) 15 Vssd 14 Vddd 13 XIN Block Diagram +5V Vdda VREF FLOUT Top view A12363 0.1 SANYO: MFP24S SANYO: MFP24 CIN + Vddd REFERENCE VOLTAGE – PLL (57 kHz) CLOCK RECOVERY (1187.5 Hz) Vssd Vssa 57 kHz BPF (SCF) VREF ANTIALIASING FILTER SMOOTHING FILTER DATA DECODER MPXIN RDS-ID DO CL DI CE T1 T2 T3 to T7 CCB RAM (24 BLOCK DATA) ERROR CORRECTION (SOFT DECISION) SYNC/EC CONTROLLER SYNC SYR MEMORY CONTROL TEST CLK(4.332 MHz) OSC/DIVIDER SYNC DETECT-1 SYNC DETECT-2 XIN XOUT A12364 No. 5602-2/15 0.65 +5V LC72722, 72722M, 72722PM Pin Functions Pin No. Pin name Function I/O Pin circuit Vdda 1 VREF Reference voltage output (Vdda/2) Output Vssa Vdda 2 MPXIN Baseband (multiplexed) signal input Input A12365 Vssa A12366 5 FLOUT Subcarrier output (filter output) Output – + A12367 Vdda 6 CIN Subcarrier input (comparator input) Input Vssa VREF 3 4 12 Vdda Vssa XOUT Analog system power supply (+5 V) Analog system ground Crystal oscillator output (4.332/8.664 MHz) — — Output — — A12368 Vddd XIN XOUT Vssd A12369 13 XIN Crystal oscillator input (external reference signal input) 7 8 9 10 11 16 17 18 19 20 21 22 23 24 14 15 T1 T2 T3 (RDCL) T4 (RDDA) T5 (RSFT) T6 (ERROR/57K/TP/BE1) Test input (This pin must always be connected to ground.) Test input (standby control) 0: Normal operation, 1: Standby state (crystal oscillator stopped) Test I/O (RDS clock output) Test I/O (RDS data output) Test I/O (soft-decision control data output) Test I/O (error status output, regenerated carrier output, TP output, error block count output) Input S Vssd A12370 I/O* Vssd A12371 Test I/O (Error correction status output, SK detection output, T7 (CORREC/ARI-ID/TA/BE0) TA output, error block count output) SYNC RDS-ID DO CL DI CE SYR Vddd Vssd Block synchronization detection output RDS detection output Output Data output Clock input Data input Chip enable Synchronization and RAM address reset (active high) Digital system power supply (+5 V) Digital system ground — — Input Serial data interface (CCB) Vssd A12372 S Vssd — — A12373 Note: * Normally function as an output pin. Used as an I/O pin in test mode, which is not available to user applications. No. 5602-3/15 LC72722, 72722M, 72722PM Specifications Absolute Maximum Ratings at Ta = 25°C, Vssd = Vssa = 0 V Parameter Maximum supply voltage Maximum input voltage Symbol VDD max VIN1 max VIN2 max VIN3 max VO1 max Maximum output voltage VO2 max VO3 max IO1 max Maximum output current IO2 max IO3 max Allowable power dissipation Operating temperature Storage temperature Pd max Topr Tstg Conditions Vddd, Vdda: Vdda ≤ Vddd +0.3 V CL, DI, CE, SYR, T1, T2, T3, T4, T5, T6, T7, SYNC XIN MPXIN, CIN DO, SYNC, RDS-ID, T3, T4, T5, T6, T7 XOUT FLOUT DO, T3, T4, T5, T6, T7 XOUT, FLOUT SYNC, RDS-ID LC72722:DIP24S: Ta ≤ 85°C LC72722M:MFP24S: LC72722PM:MFP24: Ratings –0.3 to +7.0 –0.3 to +7.0 –0.3 to Vddd +0.3 –0.3 to Vdda +0.3 –0.3 to +7.0 –0.3 to Vddd +0.3 –0.3 to Vdda +0.3 6.0 3.0 20.0 350 150 175 –40 to +85 –55 to +125 Unit V V V V V V V mA mA mA mW mW mW °C °C Allowable Operating Ranges at Ta = –40 to +85°C, Vssd = Vssa = 0 V Parameter Symbol VDD1 VDD2 VIH VIL VO VIN1 Input amplitude VIN2 VXIN Guaranteed crystal oscillator frequencies Crystal oscillator frequency deviation Data setup time Data hold time Clock low-level time Clock high-level time CE wait time CE setup time CE hold time CE high-level time Data latch change time Xtal TXtal tSU tHD tCL tCH tEL tES tEH tCE tLC tDC Data output time tDH DO, CL: Differs depending on the value of the pull-up resistor used. DO, CE: Differs depending on the value of the Conditions Vddd, Vdda: Vddd = Vdda Vddd: Serial data hold voltage CL, DI, CE, SYR, T1, T2 CL, DI, CE, SYR, T1, T2 DO, SYNC, RDS-ID, T3, T4, T5, T6, T7 MPXIN : f = 57 ±2 kHz MPXIN : 100% modulation composite XIN XIN, XOUT : CI ≤ 120 Ω (XS = 0) XIN, XOUT : CI ≤ 70 Ω (XS = 1) XIN, XOUT : fO = 4.322 MHz, 8.664 MHz DI, CL DI, CL CL CL CE, CL CE, CL CE, CL CE 0.75 0.75 0.75 0.75 0.75 0.75 0.75 20 1.15 0.46 0.46 100 400 4.332 8.664 ±100 1500 Ratings min 4.5 2.0 0.7 Vddd 0 6.5 0.3 Vddd 6.5 50 typ 5.0 max 5.5 Unit V V V V V mVrms mVrms mVrms MHz MHz ppm μs μs μs μs μs μs μs ms μs μs μs Supply voltage Input high-level voltage Input low-level voltage Output voltage Electrical Characteristics at Ta = –40 to +85°C, Vssd = Vssa = 0 V Parameter Input resistance Internal feedback resistance Center frequency –3 dB bandwidth Gain Symbol Rmpxin Rcin Rf fc Gain Conditions MPXIN–Vssa : f = 57 kHz CIN–Vssa : f = 57 kHz XIN FLOUT MPXIN–FLOOUT : f = 57 kHz 56.5 2.5 28 Ratings min typ 43 100 1.0 57.0 3.0 31 57.5 3.5 34 max Unit kΩ kΩ MΩ kHz kHz dB BW – 3 dB FLOUT Continued on next page. No. 5602-4/15 LC72722, 72722M, 72722PM Continued from preceding page. Parameter Symbol Att1 Stop band attenuation pull-up resistor used.Reference voltage output Hysteresis Output low-level voltage Input high-level current Input low-level current Output off leakage current Current drain Att2 Att3 Vref VHIS VOL1 VOL2 IIH1 IIH2 IIL1 IIL2 IOFF Idd Conditions FLOUT : Δf = ±7 kHz FLOUT : f < 45 kHz, f > 70 kHz FLOUT : f < 20 kHz VREF : Vdda = 5 V CL, DI, CE, SYR, T1, T2 DO, T3, T4, T5, T6, T7 : I = 2 mA SYNC, RDS-ID : I = 8 mA CL, DI, CE, SYR, T1, T2 : VI = 6.5 V XIN : VI = Vddd CL, DI, CE, SYR, T1, T2 : VI = 0 V XIN : VI = 0 V DO, SYNC, RDS-ID, T3, T4, T5, T6, T7 : VO = 6.5 V Vddd + Vdda 9 2.0 2.0 Ratings min 30 40 50 2.5 0.1 Vddd 0.4 0.4 5.0 11 5.0 11 5.0 typ max Unit dB dB dB V V V V μA μA μA μA μA mA CCB Output Data Format • Each block of output data consists of 32 bits (4 bytes), of which 2 bytes are RDS data and 2 bytes are flag data. • Any number of 32-bit output data blocks can be output consecutively. • When there is no data that can be read out in the internal memory, the system outputs blocks of all-zero data consecutively. • If data readout is interrupted, the next read operation starts with the 32-bit data block whose readout was interrupted. However, if only the last bit remains to be read, it will not be possible to reread that whole block. • The check bits (10 bits) are not output. • The data valid/invalid decision is made by referencing the error information flags (E0 to E2) must not be referred to. • When the first leading bits are not "1010", the read in data is invalid, and the read operation is cancelled. CCB address 6C BBBBAAAA 01230123 0 0 1 1 0 1 1 0 DI Output data/first bit DO 1 01 Last bit O RRAS DDDDDD 0WBBBRFFRYEEE1 1 11 11DDDDDDDDDD D210E10IC2105432109876543210 (8) RDS data (7) Error information flags (6) Synchronization established flag (5) ARI (SK) detection flag (4) RAM data remaining flag (3) Consecutive RAM read out possible flag (2) Offset word information flag (1) Offset word detection flag Fixed pattern (1010) 1. Offset word detection flag (1 bit): OWD OWD 1 0 Offset word detection Detected Not detected (protection function operating) No. 5602-5/15 LC72722, 72722M, 72722PM 2. Offset word information flag (3 bits): B0 to B2 BBB 210 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 Offset word A B C C’ D E Unused Unused 3. Consecutive RAM readout possible flag (1 bit): RE RE 1 0 RAM data information The next data to be read out is in RAM. This data item is the last item in RAM, and the next data is not present. 4. RAM data remaining flag (2 bits): RF0, RF1 RF1 0 0 1 1 RF0 0 1 0 1 Remaining data in RAM (number of blocks) 1 to 7 8 to 15 16 to 23 24 Caution: This value is only meaningful when RE is 1. When RE is 0, there is no data in RAM, even if RF is 00. If a synchronization reset was applied using SYR, then the backward protection block data that was written to memory is also counted in this value. 5. ARI (SK) detection flag (1 bit): ARI ARI 1 0 SK signal Detected Not detected 6. Synchronization established flag (1 bit): SYC SYC 1 0 Synchronization detection Synchronized Not synchronized Caution: This flag indicates the synchronization state of the circuit at the point where the data block being output was received. On the other hand, the SYNC pin (pin 18) output indicates the current synchronization state of the circuit. 7. Error information flags (3 bits): E0 to E2 EEE 210 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 1 Number of bits corrected 0 (no errors) 1 2 3 4 5 Unused 0 Correction not possible Caution: If the number of errors exceeds the value of the EC0 to EC2 setting (see the section on the CCB input format), the error information flags will be set to the “Correction not possible” value. When the error flags E0 to E2 are 011 (indicating that correction is not possible) the data must be handled as invalid data. 8. RDS data (16 bits): D0 to D15 This data is output with the MSB first and the LSB last. Caution: When error correction was not possible, the input data is output without change. No. 5602-6/15 LC72722, 72722M, 72722PM CCB Input Data Format [1] CCB address 6A BBBBAAAA 01230123 01010110 IN1 data, first bit OEEE FFFFBS EEC Y*WCCC* CCT * SSSS E012 0123SR 340 DI (12) Circuit control (5) Error correction method setting (4) RAM write control (3) Synchronization and RAM address reset (2) Synchronization detection method setting (1) Synchronization protection method setting [2] CCB address 6B BBBBAAAA 01230123 11010110 IN2 data, first bit C SSXPP PPP TTTT T*PP LLRTTT* SSSS 1 01 S01M0 1 2 0123 DI (11) Test mode settings (10) Output pin settings (9) RDS/RBDS selection (8) Demodulation circuit phase control (7) Crystal oscillator frequency selection (6) Intermittent DO output setting (12) Circuit control Caution: The bits labeled with an asterisk must be set to 0. 1. Synchronization protection (forward protection) method setting (4 bits): FS0 to FS3 FS3 = 0: If offset words in the correct order could not be detected continuously during the number of blocks specified by FS0 to FS2, take that to be a lost synchronization state. FS3 = 1: If blocks with uncorrectable errors were received consecutively during the number of blocks specified by FS0 to FS2, take that to be a lost synchronization state. FFF SSS 012 0 1 0 1 0 1 0 1 0 0 1 1 0 0 1 1 Condition for detecting lost synchronization 0 If 3 consecutive blocks matching the FS3 condition are received. 0 If 4 consecutive blocks matching the FS3 condition are received. 0 If 5 consecutive blocks matching the FS3 condition are received. 0 If 6 consecutive blocks matching the FS3 condition are received. 1 If 8 consecutive blocks matching the FS3 condition are received. 1 If 10 consecutive blocks matching the FS3 condition are received. 1 If 12 consecutive blocks matching the FS3 condition are received. 1 If 16 consecutive blocks matching the FS3 condition are received. Initial value: FS0 = 0, FS1 = 1, FS2 = 0, FS3 = 0 2. Synchronization detection method setting (1 bit): BS BS 0 1 Synchronization detection conditions If, during 3 blocks, 2 blocks of offset words were detected in the correct order. If the offset words were detected in the correct order in 2 consecutive blocks. Initial value: BS = 0 No. 5602-7/15 LC72722, 72722M, 72722PM 3. Synchronization and RAM address reset (1 bit): SYR SYR 0 1 Synchronization detection circuit Normal operation (reset cleared) Forced to the unsynchronized state (synchronization reset) RAM Normal write (See the description of the OWE bit.) After the reset is cleared, start writing from the data prior to the establishment of synchronization, i.e. the data in backward protection. Initial value: SYR =0 Caution: 1. To apply a synchronization reset, set SYR to 1 temporarily using the CCB, and then set it back to 0 again using the CCB. The circuit will start synchronization capture operation at the point SYR is set to 0. 2. The SYR pin (pin 24) also provides an identical reset control operation. Applications can use either method. However, the control method that is not used must be set to 0 at all times. Any pulse with a width of over 250 ns will suffice. 3. A reset must be applied immediately after the reception channel is changed. If a reset is not applied, reception data from the previous channel may remain in memory. 4. Data read out after a synchronization reset is read out starting with the backward protection block data preceding the establishment of synchronization. 4. RAM write control (1 bit): OWE OWE 0 1 RAM write conditions Only data for which synchronization had been established is written. Data for which synchronization not has been established (unsynchronized data) is also written. (However, this applies when SYR = 0.) Initial value: OWE = 0 5. Error correction method setting (5 bits): EC0 to EC4 EEE CCC 012 0 1 0 1 0 1 0 1 0 0 1 1 0 0 1 1 0 0 0 1 1 1 1 Number of bits corrected EE CC 34 0 1 0 1 0 0 1 1 Soft-decision setting Mode 0: Hard decision Mode 1: Soft decision A Mode 2: Soft decision B Illegal value 0 0 (error detection only) 1 or fewer bits 2 or fewer bits 3 or fewer bits 4 or fewer bits 5 or fewer bits Illegal value Illegal value Initial values: EC0 = 0, EC1 = 1, EC2 = 0, EC3 = 0, EC4 = 1 Caution: 1. If soft-decision A or soft-decision B is specified, soft-decision control will be performed even if the number of bits corrected is set to 0 (error detection only). With these settings, data will be output for blocks with no errors. 2. As opposed to soft-decision B, the soft-decision A setting suppresses soft decision error correction. 6. Intermittent DO output setting SP0 0 1 0 1 SP1 0 0 1 1 DO output state DO goes low when one or more blocks of data are written to memory. DO goes low when 4 or more blocks of data are written to memory. DO goes low when 8 or more blocks of data are written to memory. DO goes low when 12 or more blocks of data are written to memory. Initial values: SP0 = 0, SP1 = 0 7. Crystal oscillator frequency selection (1 bit): XS XS = 0: 4.332 MHz XS = 1: 8.664 MHz Initial value: XS = 0 No. 5602-8/15 LC72722, 72722M, 72722PM 8. Demodulation circuit phase control (2 bits): PL0, PL1 PL0 0 1 PL1 0/1 0 1 Demodulation circuit phase control when ARI presence or absence is unclear. If the circuit determines that the ARI signal is absent: 90° phase If the circuit determines that the ARI signal is present: 0° phase Initial values: PL0 = 0, PL1 = 1 Caution: 1. When PL0 is 0 (normal operation), the IC detects the presence or absence of the ARI signal and reproduces the RDS data by automatically controlling the demodulation phase with respect to the reproduced carrier. However, the initial phase following a synchronization reset is set by PL1. 2. If PL0 is set to 1, the demodulation circuit phase is locked according to the PL1 setting at either 90° (PL1 = 0) or 0° (PL1 = 1), allowing RDS data to be reproduced. When ARI is not present, PL1 should be set to 0, since the RDS data is reproduced by detecting at a phase of 90° with respect to the reproduced carrier. When ARI is present, PL1 should be set to 1, since detection is at 0°. In cases where the ARI presence is known in advance, more stable reproduction can be achieved by fixing the demodulation phase in this manner. 9. RDS/RBDS (MMBS) selection (1 bit): RM RM 0 1 RBDS support None Provided Decoding method Only RDS data is decoded correctly (Offset word E is not detected.) RDS and MMBS data is decoded correctly (Offset word E is also detected.) Initial value: RM = 0 10. Output pin settings (3 bits): PT0 to PT2 These bits control the T3, T4, T5, T6, T7, SYNC, and RDS-ID pins. PPP Mode 0 1 2 3 4 5 6 7 T 0 0 1 0 1 0 1 0 1 T 1 0 0 1 1 0 0 1 1 T 2 0 0 0 0 1 1 1 1 T3 RDCL — — ● ● — — ● ● T4 RDDA — — ● ● — — ● ● T5 RSFT — — ● ● — — ● ● ERROR — — — ● — — — ● 57K — — ● — — — ● — T6 TP — ● — — — ● — — BE1 — — — — ● — — — CORREC — — — ● — — — ● ARI-ID — — ● — — — ● — T7 TA — ● — — — ● — — BE0 — — — — ● — — — —: Open, ● , ●: Output enabled (● = reverse polarity) Initial values: PT0 = 1, PT1 = 1, PT2 = 0 (mode 3) Caution: 1. When PT2 is set to 1, T6 (ERROR/57K/TP), T7 (CORREC/ARI-ID/TA) SYNC, and RDS-ID pins change to active high. 2. The output pins (T3 to T7, SYNC, and RDS-ID) are all open-drain pins, and require external pull-up resistors to output data. Mode 1 (PT2 = 0) TP = 0 detected TP = 1 detected TP = Traffic program code Mode 1 (PT2 = 0) TA = 0 detected TA = 1 detected TA = Traffic announcement code Pin T6 (TP) High (1) Low (0) Pin T7 (TA) High (1) Low (0) Mode 2 (PT2 = 0) No SK SK present Mode 3 (PT2 = 0) Correction not possible Errors corrected No errors Pin T7 (ARI-ID) High (1) Low (0) Pin T6 (ERROR) Low (0) High (1) High (1) Pin T7 (CORREC) Low (0) Low (0) High (1) No. 5602-9/15 LC72722, 72722M, 72722PM Mode 4 Number of error blocks (B) B=0 1 ≤ B ≤ 20 20 < B ≤ 40 40 < B ≤ 48 Pin T6 (BE1) Low (0) Low (0) High (1) High (1) Pin T7 (BE0) Low (0) High (1) Low (0) High (1) These pins indicate the number of blocks in a set of 48 blocks that had errors before correction. The output polarity of these pins is fixed at the values listed in the table. Mode (PT2 = 0) 0 to 2 3 The SYNC pin When synchronized: Low (0). When unsynchronized: High (1) When synchronized: Goes high for a fixed period (421 μs) at the start of a block and then goes low. When unsynchronized: High (1) Caution: The output indicates the synchronization state for the previous block. When PT2 = 0 No RDS RDS present The RDS-ID pin High (1) Low (0) 11. Test mode settings (4 bits): TS0 to TS3 Initial values: TS0 = 0, TS1 = 0, TS2 = 0, TS3 = 0 (Applications must set these bits to the above values.) Notes: The T1 and T2 pins (pins 7 and 8) are related to test mode as follows: Pin T1 0 0 1 Pin T2 0 1 0/1 LSI operation Normal operating mode Standby mode (crystal oscillator stopped) LSI test mode These states are user settable Users cannot use this state Notes The T1 pin must be tied to VSS (0 V). 12. Circuit control (2 bits): CT0 and CT1 Item CT0 CT1 RSFT control RDS-ID detection condition Control When set to 1, soft-decision control data (RSFT) is more difficult to generate. When set to 1, the RDS-ID detection conditions are made more restrictive. Initial values: CT0 = 0, CT1 = 0 RDCL/RDDA/RSFT and ERROR/CORREC/SYNC Output Timing Timing 1 421 μs 421 μs RDCL output Tp1 RDDA output RSFT output 17 μs Tp2 17 μs A12377 No. 5602-10/15 LC72722, 72722M, 72722PM Timing 2 (mode 3, PT2 = 0) Input data Sync NG Sync OK Sync OK Sync OK Sync OK Sync OK Sync NG Sync NG Error correction Data corrected No errors Tp1 No errors Tp1 Data Uncorrectable Uncorrectable corrected SYNC output ERROR output CORREC output A12378 Serial Data Input and Output Methods Data is input and output using the CCB (computer control bus), which is the Sanyo audio IC serial bus format. This IC adopts an 8-bit address CCB format. (LSB) I/O mode 1 2 3 IN1 (6A) IN2 (6B) OUT (6C) B0 0 1 0 B1 1 1 0 B2 0 0 1 Address B3 1 1 1 A0 0 0 0 A1 1 1 1 (MSB) A2 1 1 1 A3 0 0 0 Comment · Control data input mode, also referred to as “serial data input” mode. · This is a 16-bit data input mode. · Control data input mode, also referred to as “serial data input” mode. · This is a 16-bit data input mode. · Data output mode, also referred to as “serial data output” mode. · The data for multiple blocks can be output sequentially in this mode. I/O mode determined CE 1 CL 2 DI B0 B1 B2 B3 A0 A1 A2 A3 First Data IN1/2 1 DO 2 First Data OUT 1 For the CL normal high state 2 For the CL normal low state A12379 First Data OUT No. 5602-11/15 LC72722, 72722M, 72722PM Serial data input (IN1, IN2) tSU, tHD, tEL, tES, tEH ≥ 0.75 μs tLC < 1.15μs tCE < 20 ms CL: Normal high tEL CE CL tSU DI Internal data A12380 tES tCE tEH tHD B0 B1 B2 B3 A0 A1 A2 A3 FS0 CT1 FS1 0 FS2 SP0 FS3 SP1 EC3 TS0 EC4 TS1 CT0 TS2 0 TS3 tLC CL: Normal low tEL CE CL tSU DI Internal data A12381 tES tCE tEH tHD B0 B1 B2 B3 A0 A1 A2 A3 FS0 CT1 FS1 0 FS2 SP0 FS3 SP1 EC3 TS0 EC4 TS1 CT0 TS2 0 TS3 tLC Serial data output (OUT) tSU, tHD, tEL, tES, tEH ≥ 0.75 μs tDC, tDH < 0.46 μs tCE < 20 ms CL: Normal high tEL CE CL tSU DI B0 tHD B1 B2 B3 A0 A1 A2 A3 tDC DO 1 tDC 0 1 0 D3 D2 D1 tDH D0 A12382 tES tCE tEH CL: Normal low tEL CE CL tSU DI B0 tHD B1 B2 B3 A0 A1 A2 A3 tDC DO 1 tDC 0 1 0 D3 D2 D1 tDH D0 A12383 tES tCE tEH Notes: 1. Since the DO pin is an n-channel open-drain output, the transition times (tDC, tDH) will differ with the value of the pull-up resistor used. 2. The CE, CL, DI, and DO pins can be connected to the corresponding pins on other ICs that use the CCB interface. (However, we recommend connecting the DO and CE pins separately if the number of available microcontroller ports allows it.) 3. Serial data I/O becomes possible after the crystal oscillator starts oscillation. No. 5602-12/15 LC72722, 72722M, 72722PM Serial data timing CL: Normal high tCE CE tCL CL VIH VIL VIH VIL tSU DO tLC Internal data latch Old New A12384 VIH tCH VIH tEL tES VIL VIH VIL tEH DI VIH VIL tHD tDC tDH CL: Normal low tCE CE tCH CL VIH VIL VIH VIL tSU DO tLC Internal data latch Old New A12385 VIH tCL VIL tEL tES VIH VIL tHD tDC tDC VIH VIL VIL VIL tEH DI tDH Parameter Data setup time Data hold time Clock low-level time Clock high-level time CE wait time CE setup time CE hold time CE high-level time Data latch transition time Data output time Symbol tSU tHD tCL tCH tEL tES tEH tCE tLC tDC tDH DO, CL DO, CE DI, CL DI, CL CL CL CE, CL CE, CL CE, CL CE Conditions Ratings min 0.75 0.75 0.75 0.75 0.75 0.75 0.75 20 1.15 0.46 0.46 typ max Unit μs μs μs μs μs μs μs ms μs μs μs Differs with the value of the pull-up resistor used. No. 5602-13/15 LC72722, 72722M, 72722PM DO pin operation This IC incorporates a RAM data buffer that can hold up to 24 blocks of data. At the point where one block of data is written to this RAM, the IC issues a read request by switching the DO pin from high to low when SP = 00. (See the CCB input data fromat.) The DO pin always goes high for a fixed period (Tdo = 265 μs) after a readout and CE goes low. When all the data in the data buffer has been read out, the DO pin is held in the high state until a new block of data has been written to the RAM. (When SP = 00) If there is data that has not yet been read remaining in the data buffer, the DO pin goes low after the Tdo time has elapsed. After a synchronization reset, the DO pin is held high until synchronization is established. It goes low at the point where the IC synchronizes(When SP = 00). 1. When the DO pin is high following the 265 μs period (Tdo) after data is read out Here, the buffer is in the empty state, i.e. the state where new data has not been written. After this, when the DO pin goes low, applications are guaranteed to be able to read out that data without it being overwritten by new data if they start a readout operation within 480 ms of DO going low. Tdo CE pin T DO pin (Last data)-1 Last data New data DO check (Tdo < T) A12386 2. When DO goes low 265 μs after data is read out Here, there is data that has not been read out remaining in the data buffer. In this case, applications are guaranteed to be able to read out that data without it being overwritten by new data if they start a readout operation within 20 ms of DO going low. (Note that this is the worst case condition.) Tdo CE pin T DO pin (Last data)-2 (Last data)-1 Last data DO check (Tdo < T) A12387 Notes: 1. Although an application can determine whether or not there is data remaining in the buffer by checking the DO level with the above timing, checking the RE and RF flags in the serial data is a preferable method. 2. Applications are not limited to reading out one block of data at a time, but rather can read out multiple blocks of data continuously as described above. When using this method, if an application references the RE and RF flags in the data while reading out data, it can determine the amount of data remaining. However, the length of the period for data readout (the period the CE pin remains high) must be kept under 20 ms. 3. If the DO pin is shared with other ICs that use the CCB interface, the application must identify which IC issued the readout request. One method is to read out data from the LC72722 and either check whether meaningful data has been read (if the LC72722 is not requesting a read, data consisting of all zeros will be read out) or check whether the DO level goes low within the 256 μs following the completion of the read (if the DO pin goes low, then the request was from another IC). No. 5602-14/15 LC72722, 72722M, 72722PM Sample Application Circuit 10 μF Vssa MPXIN 330 pF Vdda 0.1 μF Vssa 5 560 pF 6 7 8 Vssd NC NC NC 9 10 11 12 + 1 2 3 4 VREF MPXIN Vdda Vssa FLOUT CIN T1 T2 T3 T4 T5 XOUT 4.332 MHz SYR CE DI CL DO RDS-ID SYNC T7 T6 Vssd Vddd XIN 24 SYR 23 22 21 20 19 18 17 16 15 14 13 Vddd 10 kΩ Vddd 10 kΩ Vddd 10 kΩ NC NC Vssd 0.1 μF Vddd Vssd CE DI CL DO RDS-ID SYNC 22 pF Vssd 22 pF Vssd A12388 Notes: 1. Determine the value of the DO pin pull-up resistor based on the required serial data transfer speed. 2. If the SYR pin is unused, it must be connected to ground. Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer’s products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer’s products or equipment. SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design. In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law. No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd. Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the “Delivery Specification” for the SANYO product that you intend to use. Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties. This catalog provides information as of May, 2002. Specifications and information herein are subject to change without notice. PS No. 5602-15/15