LA72702VA

Ordering number : ENA0645 Monolithic Linear IC LA72702VA Overview The LA72702VA is a US TV BTSC Decoder. For US TV BTSC Decoder Features • With SIF circuit, alignment-free* STEREO channel separation. * When Base Band signal input, separation is adjusted by input level. • Dual Slave address. Functions • IF FM-Demodulator. • STEREO decoder. • dbx Noise Reduction. • STEREO detection. • STEREO detection sensitivity change function. • SAP demodulator. • SAP detection. • SAP output select 2-levels. • SAP detection sensitivity change function. Specifications Maximum Ratings at Ta = 25°C Parameter Maximum power supply voltage Allowable power dissipation Operating temperature Storage temperature Symbol VCC max Pd max Topr Tstg Ta ≤ 70°C * Conditions Ratings 7.0 290 -10 to +70 -55 to +150 Unit V mW °C °C ∗ When mounted on a 114.3mm×76.1mm×1.6mm glass epoxy board. Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use. Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer' s products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer' s products or equipment. 22107 MS PC B8-9054 No.A0645-1/11 LA72702VA Operating Ranges at Ta = 25°C Parameter Recommended operating voltage Allowable operating voltage range Symbol VCC VCC op Conditions Ratings 5.0 4.5 to 5.5 Unit V V Caution : Please use this IC under license contract with THAT Corporation, because this IC is included dbx noise reduction system. Electrical Characteristics at Ta = 25°C, VDD = 5.0V Parameter Current dissipation SIF input level (Reference) Symbol ICC VILIM Conditions min No signal Inflow current at pin 19, default condition fc = 4.5MHz Deviation MONO (300Hz, Mod = 100%, Pre-emphasis ON) ±25kHz Base band input level (Reference) VILIMB 100% Modulation MONO(L+R) : 530mVp-p (300Hz, Pre-emphasis ON) SUB(L-R) SAP MONO output level MONO distortion MONO frequency characteristics MONO S/N ratio STEREO output level STEREO distortion STEREO frequency characteristics STEREO S/N ratio STEREO separation 1 STEREO separation 2 STEREO Detection level-1 VOMON THDMON FCM1 SNM VOST THDS FCS1 SNS STSE1 STSE2 VINSD1 : 380mVp-p (300Hz, dbx-NR ON), Pilot : 110mVp-p : 300mVp-p (300Hz, dbx-NR ON) -6.5 -5.5 0.15 -2 55 -7.0 0 65 -5.5 1.0 -3 50 15 15 30 0 60 25 25 35 40 -3.0 2.5 3 -4.5 0.6 2 dBV % dB dB dBV % dB dB dB dB % 30 (80) Ratings typ 40 (90) max 50 (100) mA dBμV Unit fm = 1kHz, 100% Mod, 15kHz LPF fm = 1kHz, 100% Mod, 15kHz LPF fm = 3kHz, 30% Mod, Ore-em. ON * Measure ratio from fm = 1kHz level. S = VOMON, N = 0% Mod, 15kHz LPF fm = 1kHz, 100% Mod, 15kHz LPF fm = 1kHz, 100% Mod, 15kHz LPF fm = 3kHz, 30% Mod, 15kHz LPF * Measure ratio from fm = 1kHz level. S = VOST, N = 0% Mod, 15kHz LPF f = 300Hz (R/L), 30% Mod, 15kHz LPF f = 3kHz (R/L), 30% Mod, 15kHz LPF Except Stereo Detection * Measure Pilot level. Stereo Detection * serial control 1 “SENS HI” Pilot (fH) = 15.73kHz STEREO Detection level-2 STEREO Detection hysteresis SAP output level-1 SAP output level-2 SAP distortion SAP S/N ratio SAP detection level-1 VINSD2 HYST VOSA1 VOSA2 THDSA SNSA VINSA1 Except Stereo Detection * serial control “SENS LO” Input Mod. Difference at Stereo/Except Stereo Det. * serial control 1 “SENS HI” fm = 1kHz, 100% Mod, 15kHz LPF * SAP-1 (serial control) fm = 1kHz, 100% Mod, 15kHz LPF * SAP-2 (serial control) fm = 1kHz, 100% Mod, 15kHz LPF S = VOSA, N = 0% Mod, 15kHz LPF Except SAP → SAP Det. * serial control 1 “SENS HI” SAP Carrier = 5fH only * Measure Output level. SAP detection level-2 (Reference) SAP detection hysteresis HYSA VINSA2 Except SAP → SAP Det. * serial control 1 “SENS LO” * Measure Output level. Input Mod. Difference at SAP/Except SAP Det. * SAP carrier only. * serial control 1 “SENS HI” MODE output MONO MODE output SAP MODE output STEREO MODE output ST + SAP MODMO MODSA MODST MODSS Input = MONO : f = 1kHz, 0% Mod Input = SAP : Carrier Input = STEREO : Pilot Input = STEREO : Pilot, SAP : Carrier * Normally measurement condition is Input = SIF mode (90dBµV) * " Reference " Items are reference levels, their specs are no-guarantee. 0.7 1.6 2.5 3.5 1 1.9 2.8 3.8 1.3 2.2 3.1 4.2 V V V V 2 5 10 % 15 20 25 % 50 10 2.5 60 15 20 3.5 % dB % -12.0 -9.0 -6.0 dBV -14.0 -11.0 -8.0 dBV 10 20 30 % Stereo Detection 40 45 50 % No.A0645-2/11 LA72702VA Package Dimensions unit : mm (typ) 3287 6.5 24 13 4.4 6.4 1 0.5 (0.5) 0.22 12 0.15 SANYO : SSOP24(225mil) 0.1 (1.3) 1.5max 0.5 No.A0645-3/11 MODE Monitor out OUT(L) Package : SSOP24(225mil) 10μF + 17 16 15 14 + + + + 13 10μF 4.7μF 4.7μF 22μF 4.7μF VCC 5V 100μF 1μF + 47μF 20 MODE OUT MUTE MATRIX REGULATOR Spectral In Offset Cancel Wide RMS DET OUT(R) 1μF 1μF + 23 22 21 19 18 2.2μF + + 0.1μF + + 4.7kΩ 0.1μF 24 Spectral DET Block Diagram and Application L+R -6dB LPF MUTE L-R DEMOD ST/SAP SW LPF SAP DEMOD SAP DET LPF SAP BPF Address GND L-R/SAP PILOT LEVEL DET PILOT CANCELLER dbx processor STEREO PLL Offset Cancell Control SYSTEM CONTROL ST SAP LA72702VA SIF DEMOD I2C DECODE 1 1μF + 1μF + 1μF + 4.5M BPF 2 3 4 5 6 7 1μF + 8 9 10 0.1μF Address Control I2C DATA I2C CLOCK 11 12 22μF + 1μF + No.A0645-4/11 from Tuner SLAVE ADDRESS = 80h (1000 000*) : Pin8 = OPEN SLAVE ADDRESS = 84h (1000 010*) : Pin8 = H Spectral RMS DET PILOT DET LA72702VA Pin Functions Pin No. 1 Pin Name PCPLDET Function Pilot level detect For Stero Detection DC voltage AC level DC : 2.4V Equivalent Circuit 40kΩ 1 40kΩ 1kΩ 160kΩ 2 PC DC IN AC coupling (Input) DC : 2.4V AC : 2.4Vp-p 3 PC DCOUT AC coupling (Output) DC : 2.4V AC : 2.4Vp-p 500Ω 3 2 1kΩ 4 PISIF Signal input Common input at SIF, Baseband DC : 3.7V 5kΩ 4 500Ω 1kΩ 5 PC FIL SIF offset cancel DC : 2.6V 1kΩ 5 1kΩ 6 7 GND CSAPDET SAP carrier level detect For SAP detection DC : 2.8V 70kΩ 1kΩ 1kΩ 7 2kΩ 1kΩ 8 ADDSEL Slave Address change control OPEN/GND : 80h 5V : 84h DC : 0V 8 1kΩ 100kΩ Continued on next page No.A0645-5/11 LA72702VA Continued from preceding page. Pin No. 9 Pin Name SDA Serial data input Function DC voltage AC level Equivalent Circuit 5V 9 1kΩ 0V 10 SCL Serial clock input 5V 10 1kΩ 0V 11 PC DBXIN Offset cancel Feedback filter DC : 1.6V 450kΩ 500Ω 11 12 PCDETSPE Spectral band RMS detect DC : 2.3V 1kΩ 200Ω 12 13 PCTIMSPE dbx spectral detect DC : 2.4V 13 5kΩ 14 PCTNWID dbx RMS detect (wide band) DC : 2.4V 1kΩ 200Ω 14 15 PCSPECIN dbx main signal V/I convert filter DC : 2.4V 10kΩ 15 16 PC KE6B Offset cancel filter DC : 2.4V AC : 220mVp-p 250Ω 500Ω 16 500Ω Continued on next page No.A0645-6/11 LA72702VA Continued from preceding page. Pin No. 17 Pin Name PORCH Line out R Function DC voltage AC level DC : 2.4V AC : 1.4Vp-p Equivalent Circuit 50kΩ 300Ω 50kΩ 300Ω 17 18 POLCH Line out L DC : 2.4V AC : 1.4Vp-p 50kΩ 300Ω 50kΩ 300Ω 18 19 20 VCC POLED MONO SAP STEREO Mode out = 3.0V = 2.0V = 1.0V DC : See Right AC Test only STEREO + SAP = 3.8V 20 1kΩ 21 PCREG Reference Voltage DC : 2.4V 10kΩ 9.6kΩ 1kΩ 21 500Ω 23 PCPLC Pilot level detect For Pilot canceller DC : 2.4V 40kΩ 40kΩ 1kΩ 160kΩ 23 24 PCPLDET Pilot level detect For ST PLL filter DC : 2.4V 40kΩ 40kΩ 1kΩ 160kΩ 24 No.A0645-7/11 LA72702VA I2C BUS serial interface specification (1) Data Transfer Manual This IC adopts control method(I2C-BUS) with serial data, and controlled by two terminals which called SCL(serial clock) and SDA (serial data).At first, set up*1 the condition of starting data transfer, and after that, input 8 bit data to SDA terminal with synchronized SCL terminal clock. The order of transferring is first, MSB (the Most Scale of Bit), and save the order. The 9th bit takes ACK (Acknowledge) period, during SCL terminal takes ‘H’, this IC pull down the SDA terminal. After transferred the necessary data, two terminals lead to set up and of *2 data transfer stop condition, thus the transfer comes to close. *1 Defined by SCL rise down SDA during ‘H’ period. *2 Defined by SCL rise up SDA during ‘H’ period. (2) Transfer Data Format After transfer start condition, transfers slave address (1000 000*) to SDA terminal, control data, then, stop condition (See figure 1). Slave address is made up of 7bits, 8th bit*3 shows the direction of transferring data, if it is ‘L’ takes write mode (As this IC side, this is input operation mode), and in case of ‘H’ reading mode (As this IC side, this is output operation mode). Data works with all of bit, transfer the stop condition before stop 8bit transfer, and to stop transfer, it will be canceled the transfer dates. *3 It is called R/W bit. Fig.1 DATA STRUCTURE “WRITE” mode START Condition Slave Address R/WL ACK Control data ACK STOP condition Fig.2 DATA STRUCTURE “READ” mode START condition Slave Address R/WH ACK Internal Data * ACK STOP condition ∗ Output data as follows ; bit8 is result of STERO DET (H : STEREO), bit7 is result of SAP DET (H : SAP), bit6 to bit1 are fixed to ‘L’ (3) Initialize This IC is initialized for circuit protection. Initial condition is “0 (All bits) ”. No.A0645-8/11 LA72702VA I2C Timing Specifications Parameter LOW level input voltage HIGH level input voltage LOW level output current SCL clock frequency Set-up time for a repeated START condition Hold time START condition. After this period, the first clock pulse is generated LOW period of the SCL clock Rise time of both SDA and SDL signals HIGH period of the SCL clock Fall time of both SDA and SDL signals Data hold time : Data set-up time Set-up time for STOP condition BUS free time between a STOP and START condition Symbol VIL VIH IOL fSCL tSU : STA tHD : STA tLOW tR tHIGH tF tHD : DAT tSU : DAT tSU : STO tBUF 0 4.7 4.0 4.7 0 4.0 0 0 250 4.0 4.7 1.0 1.0 min -0.5 3.0 max 1.5 5.5 3.0 100 unit V V mA kHz μs μs μs μs μs μs μs ns μs μs Definition of timing tR t HI G H tF S CL t HD : S TA t SU : S TA t LO W t HD : D AT A t SU : D AT t SU : S TO t BU F S DA No.A0645-9/11 LA72702VA I2C Control Table Grp-1 (Normally use : group-1 only) D8 * D7 D6 D5 D4 D3 D2 0 0 1 1 * 0 1 * 0 1 * 0 1 * 0 1 * 0 1 * 0 1 * : Shows Initial condition D1 0 1 0 1 Condition Stereo SAP Both MUTE Normal (Auto det) Forced Mono SAP SENS LO SAP SENS HI Stereo SENS LO Stereo SENS HI SAP Level-1 SAP Level-2 SIF mode Base Band mode Fix Prohibit (TEST MODE) Read out data D8 D7 D6 0 0 1 0 1 D5 0 D4 0 D3 0 D2 0 D1 0 Condition Fixed Normal SAP det Normal Stereo det Test mode condition When STOP condition transform at Grp-1 data-end, controlled NORMAL mode. Grp-2 (Only test condition : Normally, this data is no-need) D8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 D7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 D6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 D5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 D4 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 D3 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 D2 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 D1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 Condition/Monitor position Normal (Usually, Fixed) TEST-1 SIF output TEST-2 SAP BPF TEST-3 (reserved) TEST-4 ST VCO TEST-5 (reserved) TEST-6 SAP monitor TEST-7 ST monitor TEST-8 Pilot cancel monitor TEST-9 dbx 2.19k LPF TEST-10 dbx 408 LPF TEST-11 dbx DET 10k LPF TEST-12 dbx SPEC 7.6k LPF TEST-13 dbx SPEC output TEST-14 (reserved) TEST-15 dbx 2.09k LPF Blanc Bit are no-care No.A0645-10/11 LA72702VA Mode Condition Detection SIGNAL STEREO + SAP ST ST DET SAP SAP DET System STEREO BOTH SAP STEREO BOTH SAP STEREO ST DET STEREO BOTH SAP STEREO BOTH SAP MONO + SAP SAP DET STEREO BOTH SAP STEREO BOTH SAP MONO STEREO BOTH SAP STEREO BOTH SAP * * : no problem * * * control Mode Condition Mute L : NORM L : NORM L : NORM L : NORM L : NORM L : NORM L : NORM L : NORM L : NORM L : NORM L : NORM L : NORM L : NORM L : NORM L : NORM L : NORM L : NORM L : NORM L : NORM L : NORM L : NORM L : NORM L : NORM L : NORM H : MUTE Mono L : NORM L : NORM L : NORM H : MONO H : MONO H : MONO L : NORM L : NORM L : NORM H : MONO H : MONO H : MONO L : NORM L : NORM L : NORM H : MONO H : MONO H : MONO L : NORM L : NORM L : NORM H : MONO H : MONO H : MONO * STEREO MULTI SAP MONO MONO MONO STEREO STEREO STEREO MONO MONO MONO MONO MULTI SAP MONO MONO MONO MONO MONO MONO MONO MONO MONO MUTE 18 L ch L LR SAP L+R L+R L+R L L L L+R L+R L+R L+R L+R SAP L+R L+R L+R L+R L+R L+R L+R L+R L+R OFF output 17 R ch R SAP SAP L+R L+R L+R R R R L+R L+R L+R L+R SAP SAP L+R L+R L+R L+R L+R L+R L+R L+R L+R OFF Each 1.0V 2.0V 3.0V 20 Mode 3.8V SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein. SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design. In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law. No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd. Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use. Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellctual property rights which has resulted from the use of the technical information and products mentioned above. This catalog provides information as of February, 2007. Specifications and information herein are subject to change without notice. PS No.A0645-11/11