Ordering number : ENA0789
Monolithic Linear IC
LA75501
Overview
For Use in TV/VCR Applications
VIF/SIF Signal Processing IC
The LA75501 is an adjustment free VIF/SIF signal processing IC for PAL TV/VCR. It supports 38MHz, 38.9MHz, and 39.5MHz as the IF frequencies, as well as PAL sound multi-system (M/N,B/G, I, D/K), and contains an on-chip sound carrier trap and sound carrier BPF. To adjust the VCO circuit, AFT circuit, and sound filter, 4MHz external crystal or 4MHz external signal is needed.
Function
VIF Amplifier, PLL Detector, IF AGC, RF AGC, Equalizer, amplifier, Buzz Canceller, SIF Trap, Digital AFT, FLL, 4MHz X’tal oscillation • 1st SIF Block: 1st SIF Amplifier, 1st SIF Detector, 1st SIF AGC • SIF Block: Limiter Amplifier Down Converter, PLL FM Detector SIF PLL SIF VCO, SIF BPF • Others: IF SW (38.9MHz, 38MHz), SIF4 System SW (B/G, I, D/K, M/N), IFAGC 2nd filter • VIF Block:
Specifications
Maximum Ratings at Ta = 25°C
Parameter Maximum Supply voltage Circuit voltage Symbol VCC V13 V15 Circuit Current I24 I14 I4 I3 Allowable power dissipation Operating temperature Storage temperature Pd max Topr Tstg Ta≤50°C Conditions Ratings 7 VCC VCC -1 +0.5 -10 -3 470 -20 to +70 -55 to +150 Unit V V V mA mA mA mA mW °C °C
Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use. Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer' s products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer' s products or equipment.
40407 MS PC B8-4907 No.A0789-1/11
LA75501
Operating Ranges at Ta = 25°C
Parameter Recommended supply voltage Operating supply voltage Symbol VCC VCC op Conditions Ratings 5.0 4.5 to 6.0 Unit V V
Electrical Characteristics at Ta = 25°C, VCC = 5V, fp = 38.0MHz VIF Block
Parameter Circuit current Maximum RF AGC voltage Minimum RF AGC voltage Input sensitivity AGC range Maximum allowable input No-signal video output voltage Sync. Signal tip voltage Video output amplitude Video S/N C-S best Differential gain Differential phase Black noise threshold voltage Black noise clamp voltage VIF input resistance VIF input capacitance Maximum AFT voltage Minimum AFT voltage AFT tolerance 1 AFT tolerance 2 ATF detection sensitivity AFT Dead Zone AFT leak current APC pull-in range (U) APC pull-in range (L) VCO maximum variable range (U) VCO maximum variable range (L) VCO control sensitivity N Trap 1 (4.5M) N Trap 2 (4.8M) B/G Trap 1 (5.5M) B/G Trap 2 (5.85M) I Trap 1 (6.0M) I Trap 2 (6.55M) D/K Trap1 (6.5M) Group delay 1 NTSC (3.0M) Group delay 1-1 NTSC (3.5M) Group delay 2 B/G (4M) Group delay 2-1 B/G (4.4M) Group delay 3 I (4M) Group delay 3-1 I (4.4M) Group delay 4 D/K (4M) Group delay 4-1 D/K (4.4M) β NT1 NT1-1 BT1 BT1-1 IT1 IT1-1 DT1 ngd1 ngd1-1 bgd2 bgd2-1 bgd3 bgd3-1 bgd4 bgd4-1 2.0 -30 -19 -27 -20 -25 -15 -25 30 160 70 160 20 60 0 10 4.0 -35 -24 -32 -25 -30 -20 -30 60 230 100 230 50 90 30 40 90 300 130 300 80 120 60 70 8.0 kHz/mV dB dB dB dB dB dB dB ns ns ns ns ns ns ns ns dfl 1.5 2.0 MHz Symbol I17 V14H V14L vi GR Vi max V4 V4tip VO S/N IC-S DG DP VBTH VBCL Ri Ci V16H V16L dfa1 dfa2 sf fda AFTL fpu fpl dfu 1.5 1.5 1.5 2.0 2.0 2.0 f = 38.9MHz f = 38.0MHz RL = 100k//100KΩ 30 4.3 0 B/G P/S = 10dB VIN = 0dBµ, 87.5% MOD 33 58 92 3.3 1.0 1.7 48 26 97 3.6 1.3 2.0 52 32 3 2 0.7 1.8 2.5 3 4.7 0.2 ±15 ±15 55 30 3.0 6 5.0 0.7 ±25 ±25 80 60 ±4.0 38 6 10 3.9 1.6 2.3 Collector load 30kΩ VC2 = 9V 8.5 Conditions min Ratings typ 64.0 9 0.3 39 0.7 45 max 73.6 mA V V dBµV dB dBµV V V Vp-p dB dB % deg V V kΩ PF V V KHz KHz mV/kHz MHz µA MHz MHz MHz Unit
Continued on next page. No.A0789-2/11
LA75501
Continued from preceding page.
Parameter Video f-characteristics MN1 Video f-characteristics MN2 Video f-characteristics MN3 Video f-characteristics BG1 Video f-characteristics BG2 Video f-characteristics BG3 Video f-characteristics I1 Video f-characteristics I2 Video f-characteristics I3 Video f-characteristics DK1 Video f-characteristics DK2 Video f-characteristics DK3 Symbol VFMN1 VFMN2 VFMN3 VFBG1 VFBG2 VFBG3 VFI1 VFI2 VFI3 VFDK1 VFDK2 VFDK3 Conditions min M/N 1 to 2MHz M/N 2 to 3MHz M/N 3.58MHz B/G 1 to 3MHz B/G 3 to 4MHz B/G 4.43MHz I 1 to 3MHz I 3 to 4MHz I 4.43Hz D/K 1 to 3MHz D/K 3 to 4MHz D/K 4.43MHz -1.0 0.0 0.5 -1.0 0.0 1.0 -1.0 0.0 0.5 -1.0 0.0 0.0 Ratings typ 0.0 1.0 2.0 0.0 1.5 2.5 0.0 1.0 2.0 0.0 1.0 1.5 max 1.0 2.0 3.5 1.5 3.0 4.0 1.5 2.0 3.5 1.5 2.0 3.0 dB dB dB dB dB dB dB dB dB dB dB dB Unit
1st SIF Block
Parameter Conversion gain SIF carrier output level 1st SIF maximum input 1st SIF input resistance 1st SIF input capacitance Symbol VG SO Si max R is C is Conditions min fp-5.5MHz,Vi = 500µV Vi = 10mV SO±2dB 26 Ratings typ 32 100 106 2.0 3 2.4 6 max 36 dB mVrms dBµV KΩ PF Unit
SIF Block
Parameter Limiting sensitivity FM detector output voltage AM rejection ratio Distortion FM detector output S/N BPF 3dB band width PAL de-emphasis NTSC de-emphasis PAL/NT Audio voltage gain difference Symbol Vi (lim) VO (FM) AMR THD S/N (FM) BW Pdeem Ndeem GD fm = 3kHz fm = 2kHz f = 5.5MHz ∆F = ±30kHz at 400Hz AM = 30% at 400Hz f = 5.5MHz ∆F = ±30kHz DIN. Audio 55 Conditions min 46 480 50 Ratings typ 52 600 60 0.3 60 ±100 -3 -3 6 1.0 max 58 750 dBµV mVrms dB % dB kHz dB dB dB Unit
Others
Parameter Minimum 4MHz level (at external input) SIF system SW threshold voltage V10 V11 IF system SW threshold voltage Split/Inter SW V12 V16 0.5 270 KΩ V 1.4 V Symbol X4MIN Conditions min Terminal value 80 Ratings typ 86 max 92 dBµ Unit
No.A0789-3/11
LA75501
System Changeover
SW/SIF system SW The SIF system can be changed over by setting A (pin 13) and B (pin 14) to GND and the open state respectively.
A GND GND OPEN OPEN B GND OPEN GND OPEN O O O B/G I D/K M/N O FM DET LEVEL 6dB 0dB 0dB 0dB De-emphasis 75µs 50µs 50µs 50µs
Note: ‘O’ indicates that the system is selected.
IF system SW The IF frequency is selected 38.9MHz mode with the pin 12 (crystal oscillation) open. The IF frequency is selected 38MHz mode by adding 220KΩ between the pin 12 and GND. Inter carrier SW Inter-carrier is selected by setting the 1st SIF input (pin 16) to GND.
No.A0789-4/11
LA75501
Package Dimensions
unit : mm 3067B
21.0 24 13
0.9
0.95
3.3 3.9 max
(0.71)
0.51min
(3.25)
1.78
0.48
SANYO : DIP24S(300mil)
Pin Assignment
0.25
1
12
7.62
6.4
SIF INPUT FM FILTER
1 2
24 FM DET OUT 23 RF AGC VR 22 SIF PLL FILTER 21 FILTER CONTROL CAPACITOR 20 VIF INPUT 19 VIF INPUT
1st SIF OUT 3 VIDEO DET OUT SIF AGC FILTER APC FILTER FLL FILTER VCO COIL VCO COIL 4 5 6
LA75501
7 8 9 18 GND 17 VCC 16 1st SIF INPUT 15 IF AGC FILTER 14 RF AGC OUT 13 AFT OUT
SYSTEM SW (A) 10 SYSTEM SW (B) 11 4MHz OSC 12
No.A0789-5/11
LA75501
Block Diagram and AC Characteristics Test Circuit
VIF IN
0.01µF
1st SIF IN +
100µF
VCC(5V) 30kΩ VCC(9V) RF AGC OUT Test point E
51Ω
3kΩ
51Ω
0.01µF 120kΩ
10kΩ-B
1000pF
0.01µF
0.01µF
0.01µF
0.01µF
0.01µF
0.01µF
0.02µF (M)
100kΩ
AUDIO OUT Test point D
24
DEEMPHA FM DET
23
22
21
20
VIF AMP
19
18
17
16
1st AMP 1st SIF DET
15
14
RF AGC
13
S PLL FIL CONT
IF AGC APC DET
AGC
VIDEO DET AMP SW
AFT AMP
LIM AMP BPF EQ AMP BPF
SYSTEM SW A B BG I DK MN GAIN 6dB 00 0dB 01 0dB 10 0dB 11
TRAP
LPF
VCO
PLL
1
0.01µF
2
3kΩ
3
4
2kΩ
5
6
+
330Ω 0.47µF
7
0.1µF
8
9
10
11
4MHz
12
+
100kΩ
51Ω
1µF
+
SW1
0.01µF
2nd SIF IN
CARRIER VIDEO OUT OUT Test oint C Twst point A
B A SYSTEM SW
Input Impedance Test Circuit
Impedance Analyser
VIF IN
1st SIF IN
200kΩ
PAL SW OFF:38.9MHz ON:38MHz
VCC
0.01µF
10kΩ
100µF
0.01µF
0.01µF
0.01µF
0.01µF
0.01µF
0.01µF
0.01µF
0.01µF
0.01µF
LA75501
1
2
3
4
5
6
7
8
9
10
11
12
0.01µF
0.01µF
0.01µF
0.01µF
0.01µF
0.01µF
1kΩ
10kΩ
24
23
22
21
20
19
18
17
16
15
14
0.01µF
+
13
100kΩ
0.1µF
AFT OUT Test point B
No.A0789-6/11
LA75501
Test Conditions
V1. Circuit current [I17] (1) External AGC (V17 = 1.5V) (2) RF AGC VR MAX (3) Connect an ammeter to the VCC and measure the incoming current to pin 17. V2. V3. Maximum RF AGC voltage, Minimum RF AGC voltage [V14H, V14L] (1) Internal AGC (2) Input a 38.0MHz, 10mVrms, continuous wave to the VIF input pin. (3) Adjust the RF AGC VR (resistance max.) and measure the maximum RF AGC voltage. (4) Adjust the RF AGC VR (resistance min.) and measure the minimum RF AGC voltage. (3), (4) Measuring point F V4. Input sensitivity [Vi] (1) Internal AGC (2) fp = 38.0MHz 400Hz 40% AM (VIF input) (3) Turn off the SW1 and put 100kΩ through. (4) Measure the VIF input level at which the 400Hz detection output level at test point A becomes 0.7Vp-p. V5. AGC range [GR] (1) Apply the VCC voltage to the external AGC, If AGC (pin 15). (2) In the same manner under the same conditions as for V4 (input sensitivity), measure the VIF input level at which the detection output level becomes 0.7Vp-p. ····· Vil (3) GR = 20log Vil dB *Vi: Input sensitivity Vi
V6. Maximum allowable input [Vi max] (1) Internal AGC (2) fp = 38.0MHz 15kHz 78% AM (VIF input) (3) VIF input level at which the detection output level at test point A becomes video output (VO) ±1dB. V7. No-signal video output voltage [V4] (1) Apply the VCC voltage to the external AGC, IF AGC (pin 15). (2) Measure the DC voltage of VIDEO output (A). V8. Sync. signal tip voltage [V6tip] (1) Internal AGC (2) Input a 38.0MHz, 10mVrms, continuous wave to the VIF input pin. (3) Measure the DC voltage of VIDEO output (A). V9. Video output level [VO] (1) Internal AGC (2) fp = 38.0MHz 15kHz 78% AM Vi = 10mVrms (VIF input) (3) Measure the peak value of the detection output level at test point A. (Vp-p)
No.A0789-7/11
LA75501
V10.V11. Black noise threshold and clamp voltage [VBTH, VBCL] (1) Apply DC voltage (1 to 3V) to the external AGC, IF AGC (pin 15) and adjust the voltage. (2) fp = 38.0MHz 400Hz 40% AM 10mVrms (VIF input) (3) Adjust the IF AGC (pin 15) voltage to operate the noise canceller. Measure the VBTH, VBCL at test point A.
V12. Video S/N [S/N] (1) Internal AGC (2) fp = 38.0MHz CW = 10mVrms (VIF input) (3) Measure the noise voltage at test point A in RMS volts through a HPF: 100kHz, LPF: 5MHz filter. ····· Noise voltage (N) (4) S/N = 20log Video voltage (Vp-p) = 20log N (Vrms) 1.3Vp-p N(Vrms) (dB)
V13. C/S beat [Ics] (1) Internal AGC. (2) fp = 38.0MHz APL50% 87.5% Modulation video signal. (3) Measure the difference between the levels for 4.43MHz and 1.07MHz components at test point A.
V14.V15. Differential gain, differential phase [DG, DP] (1) Internal AGC (2) fp = 38.0MHz APL50% 87.5% Modulation video signal Vi = 10mVrms (3) Measure the DG and DP at test point A.
No.A0789-8/11
LA75501
V16. V17.V18 Maximum, minimum AFT voltage [V13H, V13L] (1) Internal AGC (2) fp = 38.0MHz ±1.5MHz Vi = 10mVrms (VIF input) (3) Measure maximum and minimum AFT output voltage by changing the input frequency. (4) Maximum voltage: V13H, minimum voltage: V13L.
V13H AFT output (V) f1 f2
V1 ; 4.0V V2 ; 3.0V fda ; AFT dead zone
V13L
IF frequency (MHz)
V19.V20.V21. AFT detector sensitivity, AFT Dead Zone, AFT tolerance [dfa, Sf, fda] (1) Measure the frequency deviation when the voltage at the measuring point B changes from V1 to V2. ·····∆f Sf (mV/kHz) = V1−V2 ∆f
(2) Measure the width in which the voltage at the measuring point B does not change. (3) Calculate as follows: fda (kHz) = f2 − f1 (4) Calculate as follows: IF Center frequency: 38.9MHz, 38MHz dfa (kHz) = fc− f1 + f2 2
V23. V24. VIF input resistance, input capacitance [Ri, Ci] (1) External AGC (V15 = 2V) (2) Referring to the Input Impedance Test Circuit, measure Ri and Ci with an impedance analyzer. V25.V26. APC pull-in range [fpu, fpl] (1) Internal AGC (2) fp = 33MHz to 44MHz CW;10mVrms (3) Adjust the SG signal frequency to be higher than fp = 38.0MHz to bring the PLL to unlocked state. Note; The PLL is taken as in unlocked state when a beat signal appears at test point A. (4) When the SG signal frequency is lowered, the PLL is brought to locked state again. ····· f1 (5) Lower the SG signal frequency to bring the PLL to unlock state. (6) When the SG signal frequency is raised, the PLL is brought to locked state again. ····· f2 (7) Calculate as follows: fpu = f1 − 38.0MHz fpl = f2 − 38.0MHz V27.V28. VCO maximum variable range (U, L) [dfu, dfl] (1) Apply the VCC voltage to the external AGC, IF AGC (pin 15). (2) fl is taken as the frequency when 1V is applied to the APC pin (pin 7). In the same manner, fu is taken as the frequency when 5V is applied to the APC pin (pin 7). dpu = fu − 38.0MHz dfl = fl − 38.0MHz
No.A0789-9/11
LA75501
V29. VCO control sensitivity [β] (1) Apply the VCC voltage to the external AGC, IF AGC (pin 15). (2) Apply the 3V to the external FLL, FLL (pin 10). (3) Pick up the VCO oscillation frequency from the VIDEO output (A), GND, etc. And adjust the VCO coil so that the frequency becomes 38.0MHz. (4) f1 is taken as the frequency when 2.8V is applied to the APC pin (pin 7). In the same manner, f2 is taken as the frequency when 3.2V is applied to the APC pin (pin 7). β = f2− f1 − f2 400 (kHz/mV)
F1. 1st SIF conversion gain [VG] (1) Internal AGC (2) fp = 38.0MHz CW;10mV (VIF input) fs = 32.5MHz CW;500µV (1st SIF input) ····· V1 (3) measure the detection output level at test point C (5.5MHz) ····· V2 (4) VG = 20log V2 dB V1
F2. 5.5MHz output level [SO] (1) Internal AGC (2) fp = 38.0MHz CW; 10mV (VIF input) fs = 32.5MHz CW; 10mV (1st SIF input) ····· V1 (3) Measure the detection output level at test point C (5.5MHz). ····· SO (mVrms) F3. 1st maximum input [Si max] (1) Internal AGC (2) fp = 38.0MHz CW; 10mV (VIF input) fs = 32.5MHz CW; Variable (1st SIF input) (3) Input level at which the detection output (5.5MHz) at test point C becomes SO ±2dB. ····· Si max F4.F5. 1st SIF input resistance, input capacitance [Ri (SIF1), Ci (SIF1)] (1) Referring to the Input Impedance Test Circuit, measure Ri and Ci with an impedance analyzer. S1. SIF Limiting sensitivity [Vi (lim)] (1) Apply the VCC voltage to the external AGC, IF AGC (pin 15). (2) fs = 5.5MHz fm = 400Hz ∆F = ±300kHz (SIF input) (3) Set the SIF input level to 31.6mVrms and measure the level at test point D. ····· V1 (4) Lower the SIF input level and measure the input level which becomes V1. ····· 3dB. S2.S4. FM detection output voltage, total harmonics distortion [VO(FM), THD] (1) Apply the VCC voltage to the external AGC, IF AGC (pin 15). (2) fs = 5.5MHz fm = 400Hz ∆f = ±30kHz (SIF input Vi = 31.6mVrms) (3) Measure the FM detection output voltage, total harmonics distortion at test point D. S3. AM rejection ratio [AMR] (1) External AGC (V15 =VCC) (2) fs = 5.5MHz fm = 400Hz AM = 30% (SIF input Vi = 31.6mVrms) (3) Measure the output level at test point D. ····· VAM V (DET) (4) AMR = 20log O dB VAM S5. SIF S/N [S/N (FM)] (1) External AGC (V15 = VCC) (2) fs = 5.5MHz NO MOD Vi = 31.6mVrms (3) Measure the output level at test point D. ····· Vn VO (4) S/N = 20log (DET) Vn
dB
No.A0789-10/11
LA75501
S6. PAL/NT Audio voltage gain difference [GD] (1) External AGC (V15 =VCC) (2) fs = 4.5MHz fm = 400Hz ∆F = ±30kHz (SIF input Vi = 31.6mVrms) (3) Set system switches [A (pin 10) and B (pin 11)] to GND. (4) Measure the FM detector output voltage at test point D. ····· Vnt (5) Calculate as follows: GD (db) = Vnt − VO (FM) S7.S8. PAL, NT de-emphasis [Pdeem, Ndeem] (1) External AGC (V15 = VCC) (2) fs = 5.5MHz fm = 3kHz ∆F = ±30kHz (SIF input Vi = 31.6mVrms) (3) Open system switches (A (pin 10) and B (pin 11)). (BG mode) (4) Measure the FM detector output voltage at test point D. ····· Vp (5) Calculate as follows: Pdeem (dB) = Vp − VO (FM) (6) fs = 4.5MHz fm = 2kHz ∆F = ±30kHz (SIF input Vi = 31.6mVrms) (7) Set system switches [A (pin 10) and B (pin 11)] to GND. (NT mode) (8) Measure the FM detector output voltage at test point D. ····· Vp (9) Calculate as follows: Ndeem (dB) = Vnt − VO (FM)
SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein. SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design. In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law. No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd. Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use. Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellctual property rights which has resulted from the use of the technical information and products mentioned above.
This catalog provides information as of April, 2007. Specifications and information herein are subject to change without notice. PS No.A0789-11/11
