0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
LB11946_09

LB11946_09

  • 厂商:

    SANYO(三洋)

  • 封装:

  • 描述:

    LB11946_09 - PWM Current Control Stepping Motor Driver - Sanyo Semicon Device

  • 数据手册
  • 价格&库存
LB11946_09 数据手册
Ordering number : EN7946A Monolithic Digital IC LB11946 Overview PWM Current Control Stepping Motor Driver The LB11946 is a stepping motor driver IC that implements PWM current control bipolar drive with a fixed off time. This IC features 15 current setting levels using a fixed VREF voltage and support for micro-stepping drive from 1-2 phase excitation drive to 4W1-2 phase excitation drive. This device is optimal for driving stepping motors such as those used for carriage drive and paper feed in printers. Features • PWM current control (with a fixed off time) • Logic input serial-parallel converter (allows 1-2, W1-2, 2W1-2, and 4W1-2 phase excitation drive) • Current attenuation switching function (with slow decay, fast decay, and mixed decay modes) • Built-in upper and lower side diodes • Simultaneous on state prevention function (through current prevention) • Noise canceller function • Thermal shutdown circuit • Shutoff on low logic system voltage circuit • Low-power mode control pin Specifications Parameter Motor supply voltage Peak output current Maximum Ratings at Ta = 25°C Symbol VBB IO peak IO max VCC VIN VE VCC = 5V specifications VCC = 3.3V specifications Allowable power dissipation Operating temperature Storage temperature Pd max Topr Tstg Independent IC tw ≤ 20µS Conditions Ratings 50 1.2 1.0 7.0 -0.3 to VCC 1.0 0.5 3.0 -25 to +85 -55 to +150 Unit V A A V V V V W °C °C Continuous output current Logic system supply voltage Logic input voltage range Emitter output voltage Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use. Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer' s products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer' s products or equipment. 22509 MS 20090212-S00006 / N2206 / 73004TN(OT) No.7946-1/14 LB11946 Recommended Operating Conditions at Ta = 25°C Parameter Motor supply voltage Logic system supply voltage Symbol VBB VCC VCC = 5V specifications VCC = 3.3V specifications Reference voltage VREF VCC = 5V specifications VCC = 3.3V specifications Conditions Ratings 10 to 45 4.5 to 5.5 3.0 to 3.6 0.0 to 3.0 0.0 to 1.0 Unit V V V V V Electrical Characteristics at Ta = 25°C, VCC = 5V, VBB = 42V, VREF = 1.52V Parameter Output Block Output stage supply current IBB ON IBB OFF Output saturation voltage VO(sat) 1 VO(sat) 2 VO(sat) 3 VO(sat) 4 Output leakage current IO1 (leak) IO2 (leak) Output sustain voltage Logic Block Logic system supply current ICC ON ICC OFF1 ICC OFF2 Input voltage VIH VIL Input current IIH IIL Sense voltages VE VIH = 2 V VIL = 0.8 V D0 = 1, D1 = 1, D2 = 1, D3 = 1 When these data values are set D0 = 1, D1 = 1, D2 = 1, D3 = 0 D0 = 1, D1 = 1, D2 = 0, D3 = 1 D0 = 1, D1 = 1, D2 = 0, D3 = 0 D0 = 1, D1 = 0, D2 = 1, D3 = 1 D0 = 1, D1 = 0, D2 = 1, D3 = 0 D0 = 1, D1 = 0, D2 = 0, D3 = 1 D0 = 1, D1 = 0, D2 = 0, D3 = 0 D0 = 0, D1 = 1, D2 = 1, D3 = 1 D0 = 0, D1 = 1, D2 = 1, D3 = 0 D0 = 0, D1 = 1, D2 = 0, D3 = 1 D0 = 0, D1 = 1, D2 = 0, D3 = 0 D0 = 0, D1 = 0, D2 = 1, D3 = 1 D0 = 0, D1 = 0, D2 = 1, D3 = 0 Reference current CR pin current MD pin current Logic system on voltage Logic system off voltage LVSD hysteresis Thermal shutdown temperature IREF ICR IMD VLSDON VLSDOFF VLHIS Ts Design guarantee * VREF = 1.5V CR = 1.0V MD = 1.0V, CR = 4.0V 0.445 0.425 0.410 0.385 0.365 0.345 0.325 0.280 0.240 0.195 0.155 0.115 0.075 -0.5 -1.6 -5.0 2.6 2.45 0.03 2.8 2.65 0.15 170 3.0 2.85 0.35 -1.2 -0.8 0.48 0.46 0.43 0.41 0.39 0.37 0.35 0.30 0.26 0.22 0.17 0.13 0.09 0.505 0.485 0.465 0.435 0.415 0.385 0.365 0.325 0.285 0.235 0.190 0.145 0.100 V V V V V V V V V V V V V µA mA µA V V V °C 6 0.470 0.50 0.525 D0 = 1, D1 = 1, D2 = 1, D3 = 1 When these data values are set D0 = 0, D1 = 0, D2 = 0, D3 = 0 ST = LOW 2 0.8 35 22 32 0.05 42 0.1 mA mA V V µA µA V 24 35 46 mA VSUS IO = +0.5A (sink) IO = +1.0A (sink) IO = -0.5A (source) IO = -1.0A (source) VO = VBB (sink) VO = 0V (source) L = 15mH, IO = 1.0A, Design guarantee * -50 45 0.9 0.52 1.3 0.7 1.1 1.4 1.9 2.2 1.7 1.05 1.4 1.7 2.2 2.5 50 mA mA V V V V µA µA V Symbol Conditions min Ratings typ max Unit *Design guarantee: Design guarantee value, Do not measurement. No.7946-2/14 LB11946 AC Electrical Characteristics at VCC = 5V Parameter Clock frequency Data setup time Data hold time Minimum clock high-level pulse width Minimum clock low-level pulse width SET pin stipulated time SET pin signal pulse width Symbol Fclk TDS TDH TSCH TSCL Tlat Tlatw 0.9 0.9 0.9 0.9 0.9 1.9 Conditions min Ratings typ 200 2.5 2.5 2.5 2.5 2.5 5.0 max 550 kHz µS µS µS µS µS µS Unit Fclk TSCH TSCL CLK TSD TDH DATA D4 D5 D6 D10 D11 Tlat SET Tlatw No.7946-3/14 LB11946 Electrical Characteristics at Ta = 25°C, VCC = 3.3V, VBB = 42V, VREF = 1.0V (When measuring the sense voltage: VREF = 1.03V) Parameter Output Block Output stage supply current IBB ON IBB OFF Output saturation voltage VO(sat) 1 VO(sat) 2 VO(sat) 3 VO(sat) 4 Output leakage current IO1 (leak) IO2 (leak) Output sustain voltage Logic Block Logic system supply current ICC ON ICC OFF1 ICC OFF2 Input voltage VIH VIL Input current IIH IIL Sense voltages VE VIH = 2V VIL = 0.8V D0 = 1, D1 = 1, D2 = 1, D3 = 1 VREF = 1.03V D0 = 1, D1 = 1, D2 = 1, D3 = 0 VREF = 1.03V D0 = 1, D1 = 1, D2 = 0, D3 = 1 VREF = 1.03V D0 = 1, D1 = 1, D2 = 0, D3 = 0 VREF = 1.03V D0 = 1, D1 = 0, D2 = 1, D3 = 1 VREF = 1.03V D0 = 1, D1 = 0, D2 = 1, D3 = 0 VREF = 1.03V D0 = 1, D1 = 0, D2 = 0, D3 = 1 VREF = 1.03V D0 = 1, D1 = 0, D2 = 0, D3 = 0 VREF = 1.03V D0 = 0, D1 = 1, D2 = 1, D3 = 1 VREF = 1.03V D0 = 0, D1 = 1, D2 = 1, D3 = 0 VREF = 1.03V D0 = 0, D1 = 1, D2 = 0, D3 = 1 VREF = 1.03V D0 = 0, D1 = 1, D2 = 0, D3 = 0 VREF = 1.03V D0 = 0, D1 = 0, D2 = 1, D3 = 1 VREF = 1.03V D0 = 0, D1 = 0, D2 = 1, D3 = 0 VREF = 1.03V Reference current CR pin current MD pin current LVSD voltage Logic system off voltage LVSD hysteresis Thermal shutdown temperature IREF ICR IMD VLSDON VLSDOFF VLHIS Ts Design guarantee * VREF = 1.0V CR = 1.0V MD = 1.0V, CR = 4.0V 6 0.303 0.290 0.276 0.263 0.250 0.236 0.223 0.209 0.183 0.155 0.128 0.102 0.074 0.047 -0.5 -0.91 -5.0 2.6 2.45 0.03 2.8 2.65 0.15 170 3.0 2.85 0.35 -0.7 -0.49 0.330 0.315 0.300 0.286 0.272 0.257 0.243 0.228 0.200 0.170 0.143 0.114 0.085 0.057 0.356 0.341 0.324 0.309 0.294 0.278 0.263 0.247 0.217 0.185 0.158 0.126 0.096 0.067 D0 = 1, D1 = 1, D2 = 1, D3 = 1 When these data values are set D0 = 0, D1 = 0, D2 = 0, D3 = 0 ST = 0.8V 2 0.8 35 19 28 0.03 36.5 0.1 21 30 39 mA mA mA V V µA µA V V V V V V V V V V V V V V µA mA µA V V V °C VSUS IO = +0.5A (sink) IO = +1.0A (sink) IO = -0.5A (source) IO = -1.0A (source) VO = VBB (sink) VO = 0V (source) L = 15mH IO-1.5A, Design guarantee * -50 45 0.9 0.52 1.3 0.7 1.2 1.5 2.0 2.3 1.7 1.05 1.5 1.8 2.3 2.6 50 mA mA V V V V µA µA V Symbol Conditions min Ratings typ max Unit *Design guarantee: Design guarantee value, Do not measurement. No.7946-4/14 LB11946 AC Electrical Characteristics at VCC = 3.3V Parameter Clock frequency Data setup time Data hold time Minimum clock high-level pulse width Minimum clock low-level pulse width SET pin stipulated time SET pin signal pulse width Symbol Fclk TDS TDH TSCH TSCL Tlat Tlatw 0.9 0.9 0.9 0.9 0.9 1.9 Conditions min Ratings typ 200 2.5 2.5 2.5 2.5 2.5 5.0 max 550 kHz µS µS µS µS µS µS Unit Fclk TSCH TSCL CLK TSD TDH DATA D4 D5 D6 D10 D11 Tlat SET Tlatw No.7946-5/14 LB11946 Package Dimensions unit : mm (typ) 3147C 28 15 R1.7 12.7 11.2 8.4 1 20.0 26.75 14 (1.81) 1.78 0.6 1.0 SANYO : DIP28H(500mil) 4.0 4.0 3.5 Pd max -- Ta Independent IC Allowable power dissipation, Pd max -- W 3.0 2.0 2.0 1.56 1.5 1.0 0.5 0 -25 0 25 0.4 50 75 85 100 Ambient temperature, Ta -- °C Pin Assignment VREF1 VREF2 16 13 DATA 28 27 26 25 24 23 22 21 20 19 18 17 15 LB11946 1 2 3 4 5 6 7 8 9 10 11 12 14 OUTA OUTA OUTB OUTB NC D-GNDB E2 NC VBB D-GNDA Note: The D-GNDA and D-GNDB pins are the anode sides of the lower side diodes VBB NC E1 NC GND VCC CR1 CR2 CLK SET MD NC NC NC ST No.7946-6/14 LB11946 Timing Chart TSCH CLOCK TSCL DATA D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 SET Serially Transferred Data Definition IA4 No. 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 D0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 IA3 D1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 IA2 D2 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 IA1 D3 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 DE1 D4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 * PH1 D5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 * IB4 D6 1 1 1 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 IB3 D7 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 IB2 D8 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 IB1 D9 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 DE2 D10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 * PH2 D11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 * OUTA H H H H H H H H H H H H H H L L L L L L L L L L L L L L OFF Output mode OUTA L L L L L L L L L L L L L L H H H H H H H H H H H H H H OFF OUTB H H H H H H H H H H H H H H L L L L L L L L L L L L L L OFF OUTB L L L L L L L L L L L L L L H H H H H H H H H H H H H H OFF I/O ratio 100% 96 91 87 83 78 74 70 61 52 44 35 26 17 100 96 91 87 83 78 74 70 61 52 44 35 26 17 0 DEC MODE SLOW SLOW SLOW SLOW SLOW SLOW SLOW SLOW SLOW SLOW SLOW SLOW SLOW SLOW FAST FAST FAST FAST FAST FAST FAST FAST FAST FAST FAST FAST FAST FAST - Note *: Either 0 or 1. Note *1: In mixed decay mode, set D4 and D10 to 0 and set the MD pin to a level in the range 1.5 to 4.0V. No.7946-7/14 LB11946 Current Settings Truth Table * Items in parentheses are defined by the serial data. IA4 (D0) 1 1 1 1 1 1 1 1 0 0 0 0 0 0 IA3 (D1) 1 1 1 1 0 0 0 0 1 1 1 1 0 0 IA2 (D2) 1 1 0 0 1 1 0 0 1 1 0 0 1 1 IA1 (D3) 1 0 1 0 1 0 1 0 1 0 1 0 1 0 Set current Iout 11.5/11.5 × VREF/3.04RE = Iout 11.0/11.5 × VREF/3.04RE = Iout 10.5/11.5 × VREF/3.04RE = Iout 10.0/11.5 × VREF/3.04RE = Iout 9.5/11.5 × VREF/3.04RE = Iout 9.0/11.5 × VREF/3.04RE = Iout 8.5/11.5 × VREF/3.04RE = Iout 8.0/11.5 × VREF/3.04RE = Iout 7.0/11.5 × VREF/3.04RE = Iout 6.0/11.5 × VREF/3.04RE = Iout 5.0/11.5 × VREF/3.04RE = Iout 4.0/11.5 × VREF/3.04RE = Iout 3.0/11.5 × VREF/3.04RE = Iout 2.0/11.5 × Vref/3.04RE = Iout Current ratio (%) 100 95.65 91.30 86.95 82.61 78.26 73.91 69.56 60.87 52.17 43.48 34.78 26.08 17.39 Note: The current ratios shown are calculated values. Block Diagram OUTA OUTA VBB OUTB OUTB VCC MD ST Control logic circuit Control logic circuit D-GND D-GND Thermal shutdown circuit VREF1 Current selection circuit GND One-shot multivibrator Blanking time Serial-parallel converter One-shot multivibrator Blanking time VREF Current selection circuit CR1 E1 CLK DATA SET E2 CR2 No.7946-8/14 LB11946 Sample Application Circuit at VCC = 5V 680pF 680pF 30kΩ 30kΩ 10µF 0.1µF 1.5V 5V Logic level input MD voltage setting (1.6 to 3.9V) Fast mode: GND Slow mode: VCC 28 27 26 25 24 23 22 21 20 19 18 17 16 15 SET VREF1 DATA ST VREF2 13 VCC NC MD CLK NC NC D-GNDA D-GNDB LB11946 OUTA OUTA OUTB OUTB NC NC VBB 1 2 3 4 5 6 7 8 9 10 11 12 14 M VBB 0.1µF NC NC E1 E2 GND 15 14 CR1 CR2 Sample Application Circuit at VCC = 3.3V 680pF 680pF 30kΩ 30kΩ 10µF 3.3V 1..0V Logic level input MD voltage setting (1.2 to 2.5V) Fast mode: GND Slow mode: VCC 28 27 26 25 24 23 22 21 20 19 18 17 16 SET VREF1 DATA VCC NC CR1 MD CLK ST NC CR2 NC VREF2 D-GNDA D-GNDB LB11946 OUTA OUTA OUTB OUTB NC NC VBB 1 2 3 4 5 6 7 8 9 10 11 12 13 M VBB 47µF 42V NC 1Ω 1Ω NC E1 E2 GND 47µF 42V 1Ω 1Ω No.7946-9/14 LB11946 SLOW DECAY Current Path The reregenerative current at upper-side transistor switching operates Current path at output ON VBB ON I OUTA OFF OUTA Regenerative current at upper-side transistor OFF SBD SBD ON constant Output OFF VE Sensing voltage comparator VREF Re VREF 3.04 Internal reference voltage by setting voltage circuit Motor current I I = VE/Re Fig.1 FAST DECAY Current Path Current path at output ON VBB ON OFF Current path at Fast DECAY OUTA SBD SBD ON OFF VE OUTA Sensing voltage comparator VREF Re VREF 3.04 Fig.2 No.7946-10/14 LB11946 Switching Time Chart at PWM operation SLOW DECAY (Upper-side Chopping) Serial transmission data (D4, D10) = High MD pin: Low setting E pin Output current tn CR pin OUT pin Switching waveform FAST DECAY Serial transmission data (D4, D10) = Low Spike noise MD pin: Low setting E pin Output current CR pin OUT pin Switching waveform No.7946-11/14 LB11946 MIX DECAY Spike noise tm E pin Output current tn CR pin t on MD pin voltage OUT pin t off Switching waveform MIX DECAY logic setting serial transmission data (D4, D10) = Low MD pin: 1.6V to 3.0V at VCC = 5V specification. 1.2V to 2.5V at VCC = 3.3V specification. t on: Output ON time t off: Output OFF time tm: FAST DECAY time at MIX DECAY mode tn: Noise cancel time The following operation by comparison between CR voltage and MD pin voltage in turning off time. CR voltage > MD pin voltage: both sides chopping CR voltage < MD pin voltage: upper side chopping No.7946-12/14 LB11946 Attached Documents 1. Switching Off Time and Noise Canceller Time Calculations Notes on the CR Pin Setting (switching off time and noise canceller time) The noise canceller time (Tn) and the switching off time (Toff) are set using the following formulas. (1) When VCC is 5 V Noise canceller time (Tn) Tn ≈ C × R × ln {(1.5 − RI) / (4.0 − RI)}[s] CR pin charge current: 1.25mA Switching off time (Toff) Toff ≈ −C × R × ln (1.5/4.8)[s] Component value ranges R: 5.6kΩ to 100kΩ C: 470pF to 2000pF (2) When VCC is 3.3 V Noise canceller time (Tn) Tn ≈ C × R × ln {(1.06 − RI) / (2.66 − RI)}[s] CR pin charge current: 0.7 mA Switching off time (Toff) Toff ≈ −C × R × ln (1.06 / 3.1)[s] CR Pin Internal Circuit Structure VCC line One-shot multivibrator Blanking time circuit CR pin E1 C:680pF R:30kΩ 2. Notes on the MD Pin (1) If slow decay mode is set up by setting the D4 and D10 bits in the input serial data to 1, the MD pin must be shorted to ground. (2) If fast decay mode is set up by setting the D4 and D10 bits in the input serial data to 0, mixed decay mode can be set with the MD pin. When the VCC = 5V specifications are used the setting voltage range for mixed decay mode is 1.6 to 3.9V. When the VCC = 3.3V specifications are used the setting voltage range for mixed decay mode is 1.2 to 2.5V. If mixed decay mode will not be used with the fast decay mode setting, either: (a) Short the MD pin to ground to select fast decay mode, or (b) Short the MD pin to VCC to select slow decay mode. No.7946-13/14 LB11946 Usage Notes (1) Notes on the VREF pin Since the VREF pin inputs the reference voltage used to set the current, applications must be designed so that noise does not occur at this pin. (2) Notes on the ground pins Since this IC switches large currents, care is required with respect to the ground pins. The PCB pattern in sections where large currents flow must be designed with low impedances and must be kept separate from the small-signal system. In particular, the ground terminals of the E1 and E2 pin sense resistors (Re) and the external Schottky barrier diode ground terminals must be located as close as possible to the IC ground. The capacitors between VCC and ground and between VBB and ground must be as close as possible to the corresponding VCC and VBB pin in the pattern. (3) Power on sequence When turning the power systems on VCC → logic level inputs (CLK, DATA, SET, and ST) → VREF → VBB When turning the power systems off VBB → VREF logic level inputs (CLK, DATA, SET, and ST) → VCC Note that if the power supply for the logic level inputs is on when the VCC power supply is off, a bias with an unstable state will be applied due to the protection diodes at the VCC pins, and this can cause incorrect operation. SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein. SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design. In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law. No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd. Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use. Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellctual property rights which has resulted from the use of the technical information and products mentioned above. This catalog provides information as of February, 2009. Specifications and information herein are subject to change without notice. PS No.7946-14/14
LB11946_09 价格&库存

很抱歉,暂时无法提供与“LB11946_09”相匹配的价格&库存,您可以联系我们找货

免费人工找货