LB1845_06

Ordering number : EN5505D LB1845 Overview Monolithic Digital IC PWM Current Controlling Stepping Motor Driver The LB1845 is a PWM current control type stepping motor driver that uses a bipolar drive scheme. It is particularly suitable for driving carriage and paper feed stepping motors in printers and similar products. Features • PWM current control (fixed off time scheme) • Digital load current selection function • Sustained output voltage: 45V • Built-in thermal shutdown circuit Specifications Absolute Maximum Ratings at Ta = 25°C Parameter Motor supply voltage Peak output current Continuous output current Logic block supply voltage Logic input voltage range Emitter output voltage Allowable power dissipation Symbol VBB max IO peak IO max VCC VIN VE Pd max1 Pd max2 Operating temperature Storage temperature Topr Tstg Independent IC With an arbitrarily large heat sink tW ≤ 20µs Conditions Ratings 45 1.75 1.5 7.0 -0.3 to VCC 1.0 3.0 20.0 -20 to +85 -55 to +150 Unit V A A V V V W W °C °C Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before usingany SANYO Semiconductor products described or contained herein in such applications. SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein. O1806 MS IM / D3096HA (OT) No.5505-1/9 LB1845 Recommended Operating Ranges at Ta = 25°C Parameter Motor supply voltage Logic block supply voltage Reference voltage Symbol VBB VCC VREF Conditions Ratings 10 to 44.5 4.75 to 5.25 1.5 to 7.5 Unit V V V Electrical Characteristics at Ta = 25°C, VBB = 38V, VCC = 5V, VREF = 5V Parameter [Output Block] Output stage supply current IBB ON IBB OFF Output saturation voltage 1 VO(sat)1 VO(sat)2 VO(sat)3 VO(sat)4 Output leakage current IO(leak)1 IO(leak)2 Sustained output voltage [Logic Block] Logic supply current ICC ON ICC OFF Input voltage VIH VIL Input current IIH IIL Current control threshold voltage VREF/VSENSE VIH = 2.4V VIL = 0.8V I0 = 0.8V, I1 = 0.8V I0 = 2.4V, I1 = 0.8V I0 = 0.8V, I1 = 2.4V Thermal shutdown temperature TS -10 9.5 13.5 25.5 10 15 30 170 10.5 16.5 34.5 °C I0 = 0.8V, I1 = 0.8V I0 = 2.4V, I1 = 2.4V 2.4 0.8 10 19.5 15.5 25.3 20.1 mA V(sus) IO = +1.0A Sink IO = +1.5A Sink IO = -1.0A Source IO = -1.5A Source VO = VBB Sink VO = 0V Source * -50 45 12 0.7 1.2 1.4 1.1 1.3 16 0.9 1.4 1.7 1.3 1.6 50 µA V V mA Symbol Conditions Ratings min typ max unit V µA * Note: Design guaranteed value. Package Dimensions unit: mm (typ) 3147C 28 15 R1.7 12.7 11.2 8.4 1 20.0 26.75 14 (1.81) 1.78 0.6 1.0 SANYO : DIP28H(500mil) 4.0 4.0 0.4 No.5505-2/9 LB1845 24 Pd max - Ta With an arbitrarily large heat sink Allowable Power Dissipation, Pd max - W 20 16 12 10.4 8 4 3 Independent IC 1.56 0 --20 0 20 40 60 80 100 ILB00880 Ambient Temperature, Ta- °C Truth Table ENABLE L L H PHASE H L OUTA H L OFF OUTB L H OFF I0 L H L H I1 L L H H Output Current VREF/(10×RE) = IOUT VREF/(15×RE) = IOUT×2/3 VREF/(30×RE) = IOUT×1/3 0 Note: Outputs is OFF when ENABLE is high or in the I0 = I1 = high state. Pin Assignment ENABLE1 ENABLE2 PHASE1 VREF1 PHASE2 VREF2 VCC RC1 28 27 26 25 24 23 22 21 20 19 18 17 16 15 LB1845 1 2 3 4 5 6 7 8 9 10 11 12 13 14 OUT 1B OUT 1A OUT 2B SENSE1 OUT 2A SENSE2 D-GND D-GND VBB E1 E2 ILB00881 VBB NC NC GND I12 RC2 I11 I01 I02 No.5505-3/9 LB1845 Block Diagram SBD OUT 1B VBB SBD OUT 1A V BB VBB SBD OUT 2B SBD OUT 2A VCC Output block Output block Output block Thermal shutdown Output block Output block PHASE1 – + VREF1 Output block Output block Output block PHASE2 – + VREF2 Current control block ENABLE1 I0 1 – + ONE SHOT ONE SHOT – + Current control block – + – + – + – + ENABLE2 I02 RC1 0.82Ω(1W) RC2 GND E2 0.82Ω(1W) I1 1 – + E1 1kΩ 330pF SENSE1 D-GND 470pF 1kΩ 330pF SENSE2 – + I12 470pF 56kΩ 56kΩ Application Circuit Diagram 100µF Cbb VBB 1 SENSE1 2 VCC 28 RC1 27 VREF1 26 Ccc ILB00882 Ct Rt Rc Cc Re E1 3 SBD Motor NC 5 OUT1B 6 OUT1A 7 OUT2B 8 ENABLE1 24 I11 23 I01 22 I02 21 SBD 9 SBD NC 10 D-GND 11 Re E2 12 SENSE2 13 VBB 14 ENABLE2 19 PHASE2 18 VREF2 17 RC2 16 GND 15 R1 PWM2 Digital control signals SBD OUT2A I12 20 Digital control signals PWM1 D-GND 4 PHASE1 25 Cc Rc Off time setting values toff≈CtRt Ct ILB00883 Re=0.82Ω(1W) VREF=5V Rt=56kΩ Ct=470pF Rc=1kΩ Cc=330pF Cbb=100µF No.5505-4/9 LB1845 Pin Description Pin No 1, 14 2 13 3 12 4, 11 6 7 8 9 15 27 16 26 17 25 18 24 19 22, 23 21, 20 28 Pin VBB SENSE1 SENSE2 E1 E2 D-GND OUT1B OUT1A OUT2B OUT2A GND RC1 RC2 VREF1 VREF2 PHASE1 PHASE2 ENABLE1 ENABLE2 I01, I11 I02, I12 VCC Ground Used to set the output off time for the switched output signal. The fixed off times are set by the capacitors and resistors connected to these pins. toff = CR. Output current settings The output current is determined by the voltage (in the range 1.5 to 7.5V) input to these pins. Output phase switching inputs. High-level input: OUTA = high, OUTB = low Low-level input: OUTA = low, OUTB = high Output on/off settings High-level input: output off Low-level input: output on Digital inputs that set the output current The output currents can be set to 1/3, 2/3, or full by setting these pins to appropriate combinations of high and low levels. Logic block power supply Internal diode anode connection Outputs Output stage power-supply voltage Set current detection pins. Connect these pins, fed back through noise filters, to E1 and E2. The set current is controlled by the resistors Re inserted between these pins and ground. Function Timing chart for pin switching operations during PWM drive RC pin td Spike noise E pin SENSE pin VOUT pin toff ILB00884 Figure 1 Switching Waveforms toff: Output off time. Determined by external capacitor and resistor Ct and Rt. (toff ≈ Ct × Rt) td: Delay time between the point the set current is sensed at the SENSE pin and the point the output turns off. No.5505-5/9 LB1845 Usage Notes 1. External diode Since this IC adopts a system based on lower side transistor switching drive, an external diode for the regenerative current that occurs during switching is required between VBB and VOUT. Use a Schottky barrier diode with a low feedthrough current. 2. Noise filters Since spike noise (see Figure 1) occurs when switching to the on state due to the external diode’s feedthrough current, applications must remove noise from the SENSE pin with a noise filter (Cc, Rc) between the E pin and the SENSE pin. However, note that if the values of Cc and Rc are too large, the SENSE voltage rise will be slowed, and the current setting will be shifted towards a higher current level. 3. VREF pin It is possible to change the output current continuously by continuously changing the VREF pin voltage. However, this voltage cannot be set to 0V. The VREF pin input impedance is 26kΩ (±30%) when VREF is 5V. Since this pin is used to set the output current, applications must be designed so that noise does not appear on this pin's input. 4. GND pin Since this IC switches large currents, care must be taken to avoid ground loops when the IC is mounted in the application. The section of the PCB that handles large currents should be designed with a low-impedance pattern, and must be separated from the small signal sections of the circuit. In particular, the ground for the sense resistor Re must be as close as possible to the IC ground. 5. Operation in hold mode There are cases where a current somewhat larger than the current setting may flow in hold mode (light load mode). Since this IC adopts a lower side switching, lower side sense system, the emitter voltage falls and the sense voltage goes to 0 when the switching state goes to off. The circuit then always turns the output on after the toff period has elapsed. At this time, due to the light load, the existence of the time td, and the fact that the output goes on even if the output current is higher than the set current, the output current will be somewhat higher than the set current. Applications should set the current setting somewhat lower than required if this occurs. 6. Function for preventing the upper and lower outputs being on at the same time This IC incorporates a built-in circuit that prevents the through currents that occur when the phase is switched. The table lists the output on and off delay times when PHASE and EANBLE are switched. Sink side When PHASE is switched On delay time Off delay time On delay time Off delay time 10µs 1.5µs 9µs 1.5µs Source side 9µs 3µs 9µs 6.5µs When ENABLE is on 7. 1-2 phase excitation and the double 1-2 phase excitation control sequence To reduce the vibration that occurs when the motor turns, this IC supports 1-2 phase excitation and double 1-2 phase excitation by using the output current setting digital input pins I0 and I1 without changing the VREF pin voltage. Tables 1 and 2 list that control sequence, and Figure 2 and Figure 3 present the composite vector diagram for this sequence.2. Noise filters No.5505-6/9 LB1845 Table 1 [1-2 phase excitation] 1/2 Step ENABLE1 = ENABLE2 = 0 Phase A No 0 1 2 3 4 5 6 7 PH1 0 0 * 1 1 1 * 0 I11 0 0 1 0 0 0 1 0 I01 0 1 1 1 0 1 1 1 Current Value 1 2/3 0 2/3 1 2/3 0 2/3 PH2 * 0 0 0 * 1 1 1 I12 1 0 0 0 1 0 0 0 Phase B I02 1 1 0 1 1 1 0 1 Current Value 0 2/3 1 2/3 0 2/3 1 2/3 Table 2 [Double 1-2 phase excitation] about 1/4 Step ENABLE1 = ENABLE2 = 0 Phase A No 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 PH1 0 0 0 0 * 1 1 1 1 1 1 1 * 0 0 0 I11 0 0 0 1 1 1 0 0 0 0 0 1 1 1 0 0 I01 0 0 1 0 1 0 1 0 0 0 1 0 1 0 1 0 Current Value 1 1 2/3 1/3 0 1/3 2/3 1 1 1 2/3 1/3 0 1/3 2/3 1 PH2 * 0 0 0 0 0 0 0 * 1 1 1 1 1 1 1 I12 1 1 0 0 0 0 0 1 1 1 0 0 0 0 0 1 Phase B I02 1 0 1 0 0 0 1 0 1 0 1 0 0 0 1 0 Current Value 0 1/3 2/3 1 1 1 2/3 1/3 0 1/3 2/3 1 1 1 2/3 1/3 Composite Vector Diagram [1-2 phase excitation] Phase B (2) (1) [Double 1-2 phase excitation] Phase B (4) (3) (2) (1) (0) ILB00885 Phase A (0) ILB00886 Phase A Figure 2 Composite Vector Diagram for the Sequence in Table 1 (1/4 cycle) Figure 3 Composite Vector Diagram for the Sequence in Table 2 (1/4 cycle) No.5505-7/9 LB1845 16 IBB - VBB Logic Block Supply Current, ICC - mA Output Stage Supply Current, IBB - mA 14 12 10 8 6 4 2 0 28 24 20 16 12 8 4 0 28 24 20 I BB ut on Outp I CC 16 12 I BB 8 4 0 IBB Output off 0 4 8 12 16 20 24 28 32 36 40 44 46 0 1 2 3 4 5 6 7 8 Output Stage Power-Supply Voltage, VBB - V 32 ILB00887 32 1.6 ICC, IBB - VCC Logic Block Supply Voltage, VCC - V ILB00888 VO(sat) - IOUT Output Stage Supply Current, IBB - mA Logic Block Supply Current, ICC - mA 28 24 28 24 Output Saturation Voltage, VO(sat) - V VBB=38V VREF=5V Output on IC C (Sink side) 1.2 20 16 12 8 4 0 20 16 0.8 B IB 12 8 4 0 0.4 0 1 2 3 4 5 6 7 8 0 VBB=45V VCC=5V VREF=5V 0 0.4 0.8 1.2 1.6 2.0 2.4 ILB00890 Logic Block Supply Voltage, VCC - V 1.6 ILB00889 VO(sat) -- IOUT Output Current, IOUT - A (Source side) Output Saturation Voltage, VO(sat) - V 1.2 0.8 0.4 0 VBB=45V VCC=5V VREF=5V 0 0.4 0.8 1.2 1.6 2.0 2.4 ILB00891 Output Current, IOUT - A No.5505-8/9 Output Stage Supply Current, IBB - mA VCC=5V VREF=5V 32 ICC, IBB - VCC VBB=38V VREF=5V Output off 32 LB1845 Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment. SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design. In the event that any or all SANYO Semiconductor products (including technical data,services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law. No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd. Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use. Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties. This catalog provides information as of October, 2006. Specifications and information herein are subject to change without notice. PS No.5505-9/9