Ordering number: EN 2658A
PMOS LSI
LM8562 Digital Alarm Clock
Overview
The LM8562 is a digital clock-use LSI having features such as easy setting, two alarms. Since the LM8562 is designed to be able to direct drive an LED panel of duplex type, the package in which the LM8562 is placed is a 28-pin shrink DIP with a small mounting area.
Package Dimensions
unit : mm
3029A-DIP28S
[LM8562]
Features
(1) (2) (3) (4) Duplex LED display (LM8560-use LED panel usable) Two alarms on chip (600 Hz, 1200 Hz) Up, down/fast, slow time setting available (easy setting) 12/24-hour mode, 50/60 Hz selectable (provided that it is impossible to select the combination of 24-hour mode and 60 Hz) On-chip CR oscillator for backup use at the time of power failure Power failure indicator 59-minute alarm/sleep timer 6-minute snooze function Radio output function P-channel ED MOS Pin 28 dual-in-line shrink package Wide operating voltage/operating temperature range VDD= –14 to –8 V / –20 to +70°C
(5) (6) (7) (8) (9) (10) (11) (12)
SANYO : DIP28S
Specifications
Absolute Maximum Ratings at Ta = 25°C, VSS = 0 V
Parameter Supply voltage Input voltage Output voltage Allowable power dissipation Operating temperature Storage temperature Symbol VDD max VIN VOUT Pd max Topr Tstg Ta = 70°C Conditions Ratings –17.0 to +0.3 –17.0 to +0.3 –17.0 to +0.3 0.7 –20 to +70 –55 to +125 Unit V V V W °C °C
SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN
D2897HA (II)/6209TA No.2658-1/7
LM8562
Allowable Operating Conditions at Ta = –20 to +70°C, VSS = 0 V
Parameter Supply voltage Standby voltage Input high-level voltage Input low-level voltage Input high-level voltage Input low-level voltage Input high-level voltage Input mid-level voltage Input low-level voltage Input high-level voltage Input low-level voltage Input level hold time Input chattering time Symbol VDD VST VIH1 VIL1 VIH2 VIL2 VIH3 VIM VIL3 VIH4 VIL4 tH tC Conditions min –14 50/60 Hz INPUT pin CR OSC pin 3-level input pins VSS–1 VSS–1 VSS – 0.7 1/2 VDD – 1 VDD VSS – 2 10 10 typ max –8 –7.5 VSS VDD+2 VSS VDD + 2 VSS 1/2 VDD + 1 VDD + 1 VSS VDD + 2 Unit V V V V V V V V V V V ms ms
Input pins other than the above
Electrical Characteristics at Ta = 25 ± 2°C, VSS = 0 V, VDD = –12 V
Parameter Output high-level current Output OFF-state leakage current Output high-level current Output OFF-state leakage current Output high-level current Output OFF-state leakage current Operating frequency Input high-level current Input low-level current Input high-level current Input low-level current Input high-level current Input low-level current Pull-down resistance Pull-up resistance Operating current Power failure detect circuit OSC stability OSC accuracy OSC frequency Symbol IOH1 IOF1 IOH2 IOF2 IOH3 IOF3 fop IIH1 IIL1 IIH2 IIL2 IIH3 IIL3 RPD RPU IDD VBU fS fA fOSC Conditions AM & 10’SHR ag & de pin, VOUT = VSS – 2.0 V VOUT = VDD Segment output pins other than the above, VOUT = VSS – 2.0 V VOUT = VDD ALM-1, ALM-2, RADIO OUTPUT pin, VOUT = VSS – 2.0 V VOUT = VDD 50/60 Hz INPUT pin VIH = VSS VIL = VDD CR OSC pin, VIH = VSS VIL = VDD 3-level input pins, VIH = VSS VIL = VDD 3-level input pins, VIN = 1/2 VDD VIN = 1/2VDD Output : No load VDD = –9 V ± 10% VDD = –9 V R = 180 kΩ, C = 3300 pF min 32 typ max (Note1) 20 16 (Note1) 20 2 10 2000 10 10 60 20 –120 1.0 0.8 8 –5.0 120 –20 Unit mA µA mA µA mA µA Hz µA µA µA µA µA µA MΩ MΩ mA V % % Hz
DC –10
2 –7.5 –10 –10
15 10 10
2400
Note 1 : The allowable segment current drain is 78 mA max. for AM & 10’SHR ag & de and 39 mA max. for other than AM & 10’SHR ag & de in the range of power dissipation 700 mW.
No.2658-2/7
LM8562
Pin Assignment
Pin Functions
1. 3-Level Input Pins
No. 17 21 22 23 24 26 27 Pin Name SPEED/POWER DOWN ALM-DISP SELECT TIME SET INPUT ON/OFF INPUT SLEEP/SNOOZE MODE SELECT RT-TIME SET/DIMMER Input Level OPEN Normal NOP NOP NOP NOP 12-hour mode, 50 Hz Timer setting inhibit Normal display
VSS Test mode Alarm 2 display & setting Slow-down (AC = fast-down) ON Sleep display & sleep-in 24-hour mode, 50 Hz Time setting inhibit Dimmer display
VDD Power-down mode Alarm 1 display & setting Slow-up (AC = fast-up) OFF Second display & snooze-in 12-hour mode, 60 Hz Time setting enable Normal display
NOP : No operation AC : Pulse input 2. Input/Output Pins
No. 18 19 20 16 Pin Name RADIO OUTPUT ALM-1 OUTPUT ALM-2 OUTPUT CR OSC Input Level VSS — — — VDD When not used Alarm1 OFF Alarm2 OFF 1-pin OSC circuit
3.
Input Pins No.25 50/60 Hz INPUT = 50 Hz or 60 Hz clock signal input No.15, 28 VSS, VDD = Power supply pin
No.2658-3/7
LM8562
4. Output Pins
No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 Pin Name AM & 10’SHR ag & de PM & 10’SHR b 10’SHR c & HR e HR b & g HR c & d HR a & f 10’SMIN a & f 10’SMIN b & g 10’SMIN c & d 10’SMIN e & MIN e MIN b & g MIN c & d MIN a & f COLON OUTPUT AM 10’SHR ad PM HR e HR g HR d HR f 10’SMIN a 10’SMIN b 10’SMIN c MIN e MIN g MIN d MIN f COLON Drive Phase 1 10’SHR eg 10’SHR b 10’SHR c HR b HR c HR a 10’SMIN f 10’SMIN g 10’SMIN d 10’SMIN e MIN b MIN c MIN a — 2
Display Mode
ALM-DISP SELECT OPEN VDD VSS OPEN (VDD, VSS) OPEN (VDD, VSS) Select Pin SLEEP/SNOOZE INPUT OPEN OPEN OPEN VSS VDD Display Mode Time display Alarm 1 Alarm 2 Sleep second display Digit No. 1 AM/PM 10’s hour AM/PM 10’s hour AM/PM 10’s hour Unlit Unlit 2 Hour Hour Hour 0 Minutes 3 10’s minutes 10’s minutes 10’s minutes 10’s minutes 10’s seconds 4 Minutes Minutes Minutes Minutes Seconds
Operation Description
1. Segment Output The duplex LED panel can be direct driven by 13 segment output pins. (Compatible with LM8560-use LED panel) Colon Output LED panel
2.
Colon
The drive phase is phase 1. The colon always flashes at 1 Hz rate. 3. OSC Circuit By connecting a resistor and a capacitor with the CR INPUT pin, a 2.4 kHz OSC circuit is formed. The clock signal generated by the 2.4 kHz OSC circuit is used in the following cases. (1) Used as the clock signal for the time counter, instead of 50/60 Hz INPUT, when the power-down mode is entered. (2) Alarm sound (1200 Hz or 600 Hz) at the alarm signal output mode (3) 1/25 duty clock signal while the dimmer is in operation Power-Down Mode (1) Since the backup OSC circuit holds the current time, the LM8562 starts operating immediately. (2) The snooze function stops operating. (3) The RADIO OUTPUT pin is brought to the OFF state. (4) The control input is inhibited (except the following). OFF INPUT ALARM/SLEEP TIME SET INPUT at the time setting enable mode
4.
. .
No.2658-4/7
LM8562
5. Alarm The LM8562 contains two alarms on a 24-hour basis. Alarm 1 ..... Superposition of 600 Hz and 1 Hz Alarm 2 ..... Superposition of 1200 Hz and 1 Hz 6-minutes snooze The alarm output duration time is 59 minutes. The 59-minute duration counter is common to the alarm 1, alarm2, and sleep timer. Time Setting, Dimmer The 3 level input RT-TIME SET/DIMMER INPUT pin provides the following functions.
RT-TIME SET/DIMMER INPUT Pin Input VDD OPEN VSS Functions Time setting enable, normal display Time, alarm time, sleep timer duration time setting enable Time setting inhibit, normal display Time setting enable (except power-down mode) Time setting inhibit, dimmer display Display brightness 50 Hz mode: 1/24 duty 60 Hz mode: 1/20 duty
6.
. . .
The 3-level input TIME-SET INPUT pin provides the following operations.
TIME-SET INPUT Pin Input AC (50/60 Hz or more) VDD DC (20 ms min.) OPEN AC (50/60 Hz or more) VSS DC (20 ms min.) Operations Fast-up Slow-up No operation Fast-down Slow-down
Setting Contents 1 Fast-up/down 2 Slow-up/down 7.
50/60 Hz rate Immediately incremented/decremented ±1 and counted up/down at a 2 Hz rate 0.5 to 1.0 second later
ON/OFF INPUT Pin The 3-level input ON/OFF INPUT pin acts on the ALM-1, 2 RADIO OUTPUT pins as shown below.
Output Pin ALM-1 OUTPUT ON-State Condition Alarm 1 setting time = Current time Pause Conditions Snooze-in OFF-State Conditions ON/OFF INPUT = VSS ON/OFF INPUT = VDD Sleep-in 59 minutes after the alarm 1 is turned ON ALM-1 OUTPUT = VDD ON/OFF INPUT = VSS ON/OFF INPUT = VDD Sleep-in 59 minutes after the alarm 2 is turned ON ALM-2 OUTPUT = VDD ON/OFF INPUT = VDD Power-down mode Sleep-in (On-state indicator : OFF state) ON/OFF INPUT = VSS ON/OFF INPUT = VDD Power-down mode (Sleep indicator : OFF state)
ALM-2 OUTPUT
Alarm 2 setting time = Current time
Snooze-in
RADIO OUTPUT
ON/OFF INPUT = VSS (ON-state indicator : ON state)
—
Sleep-in (Sleep indicator : ON state)
—
. . . . . . . . . . . . . . . .
8.
Sleep, Snooze Timer The 3-level input SLEEP/SNOOZE INPUT pin operates as shown below.
SLEEP/SNOOZE INPUT Pin Input VDD (20 ms min.) Operation Snooze-in & seconds display mode The alarm stops functioning for 6 to 7 minutes. Seconds display No operation Sleep mode The sleep counter is set to operate for 59 minutes. Counted down automatically at a 2 Hz rate 1.5 to 2.0 seconds later Fast/slow, up/down time setting available
. . . . .
OPEN VSS (20 ms min.)
No.2658-5/7
LM8562
9. 50/60 Hz INPUT Pin The LM8562 contains a Schmitt circuit so that a simple CR filter can be used to remove the noise of commercial frequency 50/60 Hz.
10. 12/24-Hour Mode, 50/60 Hz Select The 3-level input MODE SELECT pin provides the following combinations.
MODE SELECT Pin Input VDD OPEN VSS Select 12-hour mode & 60 Hz 12-hour mode & 50 Hz 24-hour mode & 50 Hz
Sample Application Circuit
No.2658-6/7
LM8562
Block Diagram
No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss. Anyone purchasing any products described or contained herein for an above-mentioned use shall: 1 Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use: 2 Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally. Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties. This catalog provides information as of December, 1997. Specifications and information herein are subject to change without notice. No.2658-7/7