0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
SMDA24C-5.TB

SMDA24C-5.TB

  • 厂商:

    SEMTECH

  • 封装:

  • 描述:

    SMDA24C-5.TB - Bidirectional TVS Array for Protection of Five Lines - Semtech Corporation

  • 详情介绍
  • 数据手册
  • 价格&库存
SMDA24C-5.TB 数据手册
SMDA05C-5 THRU SMDA24C-5 PROTECTION PROTECTION PRODUCTS Description The SMDAxxC-5 series of transient voltage suppressors are designed to protect components which are connected to data and transmission lines from voltage surges caused by electrostatic discharge (ESD), electrical fast transients (EFT), and lightning. TVS diodes are characterized by their high surge capability, low operating and clamping voltages, and fast response time. This makes them ideal for use as board level protection of sensitive semiconductor components. The SMDAxxC-5 is designed to provide transient suppression on multiple data lines and I/O ports. The low profile SO-8 design allows the user to protect up to five data and I/O lines with one package. The SMDAxxC-5 TVS diode array will meet the surge requirements of IEC 61000-4-2 (Formerly IEC 801-2), Level 4, “Human Body Model” for air and contact discharge. Bidirectional TVS Array for Protection of Five Lines Features Transient protection for data lines to IEC 61000-4-2 (ESD) ±15kV (air), ±8kV (contact) IEC 61000-4-4 (EFT) 40A (5/50ns) IEC 61000-4-5 (Lightning) 12A (8/20µs) Small SO-8 surface mount package Protects five I/O lines Working voltages: 5V, 12V, 15V and 24V Low leakage current Low operating and clamping voltages Solid-state silicon avalanche technology Mechanical Characteristics JEDEC SO-8 package Molding compound flammability rating: UL 94V-0 Marking : Part number, date code, logo Packaging : Tube or Tape and Reel per EIA 481 Applications RS-232 and RS-422 Data Lines Microprocessor Based Equipment LAN/WAN Equipment Notebooks, Desktops, and Servers Instrumentation Peripherals Set Top Box Serial and Parallel Ports Schematic and PIN Configuration SO-8 (Top View) Revision 08/15/06 1 www.semtech.com SMDA05C-5 THRU SMDA24C-5 PROTECTION PRODUCTS Absolute Maximum Rating R ating Peak Pulse Power (tp = 8/20µs) Lead Soldering Temperature Operating Temperature Storage Temperature Symbol Pp k TL TJ TSTG Value 300 260 (10 sec.) -55 to +125 -55 to +150 Units Watts °C °C °C Electrical Characteristics SMDA05C-5 Parameter Reverse Stand-Off Voltage Reverse Breakdown Voltage Reverse Leakage Current Clamping Voltage Maximum Peak Pulse Current Junction Capacitance Symbol VRWM V BR IR VC IP P Cj It = 1mA VRWM = 5V, T=25°C IPP = 1A, tp = 8/20µs tp = 8/20µs Between I/O Pins and Ground VR = 0V, f = 1MHz 6 20 9.8 17 350 Conditions Minimum Typical Maximum 5 Units V V µA V A pF SMDA12C-5 Parameter Reverse Stand-Off Voltage Reverse Breakdown Voltage Reverse Leakage Current Clamping Voltage Maximum Peak Pulse Current Junction Capacitance Symbol VRWM V BR IR VC IP P Cj It = 1mA VRWM = 12V, T=25°C IPP = 1A, tp = 8/20µs tp = 8/20µs Between I/O Pins and Ground VR = 0V, f = 1MHz 16.7 1 19 12 120 Conditions Minimum Typical Maximum 12 Units V V µA V A pF  2004 Semtech Corp. 2 www.semtech.com SMDA05C-5 THRU SMDA24C-5 PROTECTION PRODUCTS Electrical Characteristics SMDA15C-5 Parameter Reverse Stand-Off Voltage Reverse Breakdown Voltage Reverse Leakage Current Clamping Voltage Maximum Peak Pulse Current Junction Capacitance Symbol VRWM V BR IR VC IP P Cj It = 1mA VRWM = 15V, T=25°C IPP = 1A, tp = 8/20µs tp = 8/20µs Between I/O Pins and Ground VR = 0V, f = 1MHz 16.7 1 24 10 75 Conditions Minimum Typical Maximum 15 Units V V µA V A pF SMDA24C-5 Parameter Reverse Stand-Off Voltage Reverse Breakdown Voltage Reverse Leakage Current Clamp ing Voltage Maximum Peak Pulse Current Junction Cap acitance Symbol VRWM V BR IR VC IP P Cj It = 1mA VRWM = 24V, T=25°C IPP = 1A, tp = 8/20µs tp = 8/20µs Between I/O Pins and Ground VR = 0V, f = 1MHz 26.7 1 43 5 50 Conditions Minimum Typical Maximum 24 Units V V µA V A pF  2004 Semtech Corp. 3 www.semtech.com SMDA05C-5 THRU SMDA24C-5 PROTECTION PRODUCTS Typical Characteristics Non-Repetitive Peak Pulse Power vs. Pulse Time 10 Peak Pulse Power - PPk (kW) Power Derating Curve 110 100 % of Rated Power or PP I 90 80 70 60 50 40 30 20 10 1 0.1 0.01 0.1 1 10 Pulse Duration - tp (µs) 100 1000 0 0 25 50 75 100 125 150 Ambient Temperature - TA (oC) Pulse Waveform 110 100 90 80 70 60 50 40 30 20 10 0 0 5 10 15 Time (µs) 20 25 30 td = IPP/2 PP Waveform Parameters: tr = 8µs td = 20µs e-t Percent of I ESD Pulse Waveform (Per IEC 61000-4-2) Level IEC 61000-4-2 Discharge Parameters First Peak Current (A ) 1 2 3 4 7.5 15 22.5 30 Peak Current at 30 ns (A ) 4 8 12 16 Peak Current at 60 ns (A ) 8 4 6 8 Test Test Voltage Voltage (Contact (A ir Discharge) Discharge) ( kV ) (kV) 2 4 6 8 2 4 8 15  2004 Semtech Corp. 4 www.semtech.com SMDA05C-5 THRU SMDA24C-5 PROTECTION PRODUCTS Applications Information Device Connection for Protection of Five Data Lines The SMDAxxC-5 is designed to protect up to 5 data or I/O lines. They are bidirectional devices and may be used on lines where the signal polarities are above and below ground. The SMDAxxC-5 TVS arrays employ a monolithic structure. Therefore, the working voltage (VRWM) and breakdown voltage (VBR) specifications apply to the differential voltage between any two data line pins. For example, the SMDA24C-5 is designed for a maximum voltage excursion of ±12V between any two data lines. The device is connected as follows: Pins 1, 2, 3, 4, and 5 are connected to the lines that are to be protected. Pin 8 is connected to ground. The ground connections should be made directly to the ground plane for best results. The path length is kept as short as possible to reduce the effects of parasitic inductance in the board traces. Pins 6 and 7 are not connected. Circuit Board Layout Recommendations for Suppression of ESD. Good circuit board layout is critical for the suppression of ESD induced transients. The following guidelines are recommended: Place the TVS near the input terminals or connectors to restrict transient coupling. Minimize the path length between the TVS and the protected line. Minimize all conductive loops including power and ground loops. The ESD transient return path to ground should be kept as short as possible. Never run critical signals near board edges. Use ground planes whenever possible. Matte Tin Lead Finish Matte tin has become the industry standard lead-free replacement for SnPb lead finishes. A matte tin finish is composed of 100% tin solder with large grains. Since the solder volume on the leads is small compared to the solder paste volume that is placed on the land pattern of the PCB, the reflow profile will be determined by the requirements of the solder paste. Therefore, these devices are compatible with both  2004 Semtech Corp. 5 1 2 3 4 DATA IN Circuit Diagram Connection Diagram DATA OUT 8 7 6 5 DATA IN DATA OUT lead-free and SnPb assembly techniques. In addition, unlike other lead-free compositions, matte tin does not have any added alloys that can cause degradation of the solder joint. www.semtech.com SMDA05C-5 THRU SMDA24C-5 PROTECTION PRODUCTS Outline Drawing - SO-8 A N 2X E/2 E1 E 1 ccc C 2X N/2 TIPS 2 e/2 B D aaa C SEATING PLANE A2 A C bxN bbb A1 C A-B D SIDE VIEW SEE DETAIL DETAIL GAGE PLANE 0.25 L (L1) e D h h H DIM c A A1 A2 b c D E1 E e h L L1 N 01 aaa bbb ccc DIMENSIONS INCHES MILLIMETERS MIN NOM MAX MIN NOM MAX .053 .069 .010 .004 .065 .049 .012 .020 .010 .007 .189 .193 .197 .150 .154 .157 .236 BSC .050 BSC .010 .020 .016 .028 .041 (.041) 8 8° 0° .004 .010 .008 1.35 1.75 0.10 0.25 1.25 1.65 0.31 0.51 0.17 0.25 4.80 4.90 5.00 3.80 3.90 4.00 6.00 BSC 1.27 BSC 0.25 0.50 0.40 0.72 1.04 (1.04) 8 0° 8° 0.10 0.25 0.20 01 A A NOTES: 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES). 2. DATUMS -A- AND -B- TO BE DETERMINED AT DATUM PLANE -H3. DIMENSIONS "E1" AND "D" DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. 4. REFERENCE JEDEC STD MS-012, VARIATION AA. Land Pattern - SO-8 X DIM (C) G Z C G P X Y Z DIMENSIONS INCHES MILLIMETERS (.205) .118 .050 .024 .087 .291 (5.20) 3.00 1.27 0.60 2.20 7.40 Y P NOTES: 1. THIS LAND PATTERN IS FOR REFERENCE PURPOSES ONLY. CONSULT YOUR MANUFACTURING GROUP TO ENSURE YOUR COMPANY'S MANUFACTURING GUIDELINES ARE MET. 2. REFERENCE IPC-SM-782A, RLP NO. 300A.  2004 Semtech Corp. 6 www.semtech.com SMDA05C-5 THRU SMDA24C-5 PROTECTION PRODUCTS Ordering Information Part Number SMDA05C-5.TB SMDA12C-5.TB SMDA15C-5.TB SMDA24C-5.TB SMDA05C-5.TBT SMDA12C-5.TBT SMDA15C-5.TBT SMDA24C-5.TBT SMDA05C-5 SMDA12C-5 SMDA15C-5 SMDA24C-5 SMDA05C-5.T SMDA12C-5.T SMDA15C-5.T SMDA24C-5.T Lead Finish SnPb SnPb SnPb SnPb Pb Free Pb Free Pb Free Pb Free SnPb SnPb SnPb SnPb Pb Free Pb Free Pb Free Pb Free Qty per Reel 500 500 500 500 500 500 500 500 95/Tube 95/Tube 95/Tube 95/Tube 95/Tube 95/Tube 95/Tube 95/Tube Reel Size 7 Inch 7 Inch 7 Inch 7 Inch 7 Inch 7 Inch 7 Inch 7 Inch N/A N/A N/A N/A N/A N/A N/A N/A Note: Lead-free devices are RoHS/WEEE Compliant Contact Information Semtech Corporation Protection Products Division 200 Flynn Rd., Camarillo, CA 93012 Phone: (805)498-2111 FAX (805)498-3804  2004 Semtech Corp. 7 www.semtech.com
SMDA24C-5.TB
### 物料型号 - SMDA05C-5 至 SMDA24C-5

### 器件简介 - SEMTECH生产的双向TVS(瞬态电压抑制)阵列,用于保护连接到数据线和传输线的组件免受静电放电(ESD)、电快速瞬变(EFT)和雷击引起的电压浪涌的影响。

### 引脚分配 - SO-8封装,具有8个引脚。其中1至5引脚连接至需要保护的数据线,第8引脚连接至地线,第6和第7引脚不连接。

### 参数特性 - 符合IEC 61000-4-2(ESD)±15kV(空气放电),±8kV(接触放电);IEC 61000-4-4(EFT)40A(5/50ns);IEC 61000-4-5(雷击)12A(8/20µs)的标准。 - 工作电压:5V、12V、15V和24V。 - 低漏电流、低操作和钳位电压。 - 使用固态硅雪崩技术。

### 功能详解 - TVS二极管阵列用于多数据线和I/O端口的瞬态抑制。 - 低轮廓SO-8设计,允许用户用一个封装保护多达五条数据和I/O线。

### 应用信息 - 应用于RS-232和RS-422数据线、基于微处理器的设备、局域网/广域网设备、笔记本电脑、台式机、服务器、仪器仪表外围设备、机顶盒、串行和并行端口。

### 封装信息 - JEDEC SO-8封装,塑封化合物阻燃等级:UL 94V-0,标记:部件编号、日期代码、标识,按照EIA 481标准进行管装或卷带封装。
SMDA24C-5.TB 价格&库存

很抱歉,暂时无法提供与“SMDA24C-5.TB”相匹配的价格&库存,您可以联系我们找货

免费人工找货