598BCA001136DG

Si 5 9 8 / S i 5 99 1 0 – 8 1 0 M H Z I 2C P R O G R A M M A B L E X O / V C X O Features       I2C programmable output frequencies from 10 to 810 MHz 0.5 ps RMS phase jitter Superior power supply rejection: 0.3–0.4 ps additive jitter Available LVPECL, CMOS, LVDS, and CML outputs 1.8, 2.5, or 3.3 V supply Pin- and register-compatible with Si570/571      Programmable with 28 parts per trillion frequency resolution Integrated crystal provides stability and low phase noise Frequency changes up to ±3500 ppm are glitchless –40 to 85 °C operation Industry-standard 5x7 mm package Applications      Si5602 Ordering Information: SONET / SDH / xDSL Ethernet / Fibre Channel 3G SDI / HD SDI Multi-rate PLLs Multi-rate reference clocks      See page 21. Frequency margining Digital PLLs CPU / FPGA FIFO control Adaptive synchronization Agile RF local oscillators Pin Assignments: See page 20. Description (Top View) The Si598 XO/Si599 VCXO utilizes Skyworks Solutions' advanced DSPLL® circuitry to provide a low-jitter clock at any frequency. They are userprogrammable to any output frequency from 10 to 810 MHz with 28 parts per trillion (PPT) resolution. The device is programmed via a 2-pin I2C compatible serial interface. The wide frequency range and ultra-fine programming resolution make these devices ideal for applications that require in-circuit dynamic frequency adjustments or multi-rate operation with non-integer related rates. Using an integrated crystal, these devices provide stable low jitter frequency synthesis and replace multiple XOs, clock generators, and DAC controlled VCXOs. SDA 7 NC 1 6 VDD OE 2 5 CLK– GND 3 4 CLK+ 8 Functional Block Diagram SCL Si598 VDD OE Power Supply Filtering SDA Fixed Frequency Oscillator Vc (Si599) CLK+ Any Frequency DSPLL® 10 to 810 MHz Clock Synthesis ADC CLK– 7 VC 1 6 VDD OE 2 5 CLK– GND 3 4 CLK+ I2C Interface SDA SCL 8 GND SCL Si599 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021 Si598/Si599 TA B L E O F C O N T E N T S Section Page 1. Detailed Block Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3 2. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4 3. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 3.1. Programming a New Output Frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 3.2. I2C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 4. Serial Port Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 5. Si598 (XO) Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 6. Si599 (VCXO) Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 7. Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 8. Si59x Mark Specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23 9. Outline Diagram and Suggested Pad Layout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 10. 8-Pin PCB Land Pattern . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com 2 Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021 Si598/Si599 1. Detailed Block Diagrams VDD GND fXTAL M DCO fosc ÷HS_DIV CLKOUT+ ÷N1 CLKOUT– RFREQ OE SDA SCL Control Interface NVM RAM Figure 1. Si598 Detailed Block Diagram VDD GND fXTAL VC ADC VCADC M + DCO fosc ÷HS_DIV ÷N1 CLKOUT+ CLKOUT– RFREQ OE SDA SCL Control Interface NVM RAM Figure 2. Si599 Detailed Block Diagram Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com 3 Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021 Si598/Si599 2. Electrical Specifications Table 1. Recommended Operating Conditions Parameter Supply Voltage Symbol 1 VDD Supply Current IDD 2 Output Enable (OE) , Serial Data (SDA), Serial Clock (SCL) Operating Temperature Range Test Condition Min Typ Max Units 3.3 V option 2.97 3.3 3.63 V 2.5 V option 2.25 2.5 2.75 V 1.8 V option 1.71 1.8 1.89 V Output enabled LVPECL CML LVDS CMOS — — — — 120 108 99 90 130 120 110 100 mA mA mA mA Tristate mode — 60 75 mA VIH 0.75 x VDD — — V VIL — — 0.5 V –40 — 85 ºC TA Notes: 1. Selectable parameter specified by part number. See Section 7. Ordering Information on page 21 for further details. 2. OE pin includes a 17 k pullup resistor to VDD for OE Active High Option. OE pin includes 17 kpull down for OE Active Low. See Section “7.Ordering Information”. Table 2. VC Control Voltage Input (Si599) (Typical values TA = 25 ºC, VDD = 3.3 V, min/max limits VDD = 1.8 ±5%, 2.5 or 3.3 V ±10%, TA = –40 to 85 ºC unless otherwise noted) Parameter Control Voltage Tuning Slope1,2,3 Control Voltage Linearity4 Symbol Test Condition Min Typ Max Units KV 10 to 90% of VDD — — — — — 45 95 125 185 380 — — — — — ppm/V ppm/V ppm/V ppm/V ppm/V LVC BSL –5 ±1 +5 % Incremental –10 ±5 +10 % Modulation Bandwidth BW 9.3 10.0 10.7 kHz VC Input Impedance ZVC 500 — — k VC Input Capacitance CVC — 50 — pF — VDD/2 — V 0 — VDD V Nominal Control Voltage Control Voltage Tuning Range VCNOM VC @ fO Notes: 1. Positive slope; selectable option by part number. See 7. Ordering Information on page 21. 2. For best jitter and phase noise performance, always choose the smallest KV that meets the application’s minimum APR requirements. See “AN266: VCXO Tuning Slope (KV), Stability, and Absolute Pull Range (APR)” for more information. 3. KV variation is ±10% of typical values. 4. BSL determined from deviation from best straight line fit with VC ranging from 10 to 90% of VDD. Incremental slope determined with VC ranging from 10 to 90% of VDD. 4 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021 Si598/Si599 Table 3. CLK± Output Frequency Characteristics (Typical values TA = 25 ºC, VDD= 3.3 V, min/max limits VDD = 1.8 ±5%, 2.5 or 3.3 V ±10%, TA = –40 to 85 ºC unless otherwise noted) Parameter Programmable Frequency Range1,2,3 Symbol fO 1,2,4,5 Total Stability (Si598) Temperature Stability (Si599)1,5 Test Condition Min Typ Max Units LVPECL/LVDS/CML 10 — 810 MHz CMOS 10 — 160 MHz Temp stability = ±20 ppm — — ±30 ppm Temp stability = ±25 ppm — — ±50 ppm Temp stability = ±50 ppm — — ±100 ppm TA = –40 to +85 ºC –20 –50 — — +20 +50 ppm Absolute Pull Range1,5 (Si599) APR ±10 — ±370 ppm Powerup Time6 tOSC — — 10 ms Notes: 1. See Section 7. Ordering Information on page 21 for further details. 2. Specified at time of order by part number. Three frequency grades are available: Grade A covers 10 to 810 MHz. Grade B covers 10 to 280 MHz. Grade C covers 10 to 160 MHz. 3. Nominal output frequency set by VCNOM = 1/2 x VDD. 4. Includes initial accuracy, temperature drift, shock, vibration, power supply and load drift. ±100 ppm and ±50 ppm options include 15 years aging at 70 °C. ±30 ppm option includes 10 years aging at 40 °C. 5. Selectable parameter specified by part number. See 7. Ordering Information on page 21. 6. Time from power up or tristate mode to fO. Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com 5 Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021 Si598/Si599 Table 4. CLK± Output Levels and Symmetry (Typical values TA = 25 ºC, VDD = 3.3 V, min/max limits VDD = 1.8 ±5%, 2.5 or 3.3 V ±10%, TA = –40 to 85 ºC unless otherwise noted) Parameter LVPECL Output Option1 LVDS Output Option2 Symbol Test Condition Min Typ Max Units VO mid-level VDD – 1.42 — VDD – 1.25 V VOD swing (diff) 1.1 — 1.9 VPP VSE swing (single-ended) 0.55 — 0.95 VPP VO mid-level 1.125 1.20 1.275 V VOD swing (diff) 0.5 0.7 0.9 VPP 2.5/3.3 V option mid-level — VDD – 1.30 — V 1.8 V option mid-level — VDD – 0.36 — V 2.5/3.3 V option swing (diff) 1.10 1.50 1.90 VPP 1.8 V option swing (diff) 0.35 0.425 0.50 VPP VOH IOH = 32 mA 0.8 x VDD — VDD V VOL IOL = 32 mA — — 0.4 V LVPECL/LVDS/CML — — 350 ps CMOS with CL = 15 pF — 1 — ns 48 — 52 % VO CML Output Option2 VOD CMOS Output Option3 Rise/Fall Time (20/80 %) tR, tF Symmetry (duty cycle) SYM LVPECL: LVDS: CMOS: VDD – 1.3 V (diff) 1.25 V (diff) VDD/2 Notes: 1. 50  to VDD – 2.0 V. 2. Rterm = 100  (differential). 3. CL = 15 pF sinking or sourcing 12 mA for VDD = 3.3 V, 6 mA for VDD = 2.5 V, 3 mA for VDD = 1.8 V. 6 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021 Si598/Si599 Table 5. CLK± Output Phase Jitter (Si598) (Typical values TA = 25 ºC, VDD = 3.3 V, min/max limits VDD = 1.8 ±5%, 2.5 or 3.3 V ±10%, TA = –40 to 85 ºC unless otherwise noted) Parameter Symbol Phase Jitter (RMS Random) 12 kHz to 20 MHz Integration Bandwidth Phase Jitter (RMS Random) 1.875 to 20 MHz Integration Bandwidth φJ-RANDOM Phase Jitter (RMS) 12 kHz to 20 MHz Integration Bandwidth φJ Phase Jitter (RMS) 1.875 to 20 MHz Integration Bandwidth Test Condition Min Typ Max Units LVPECL/LVDS/CML1 — 0.5 — ps CMOS 3.3 V2 — 0.6 — ps LVPECL/LVDS/CML1 — 0.3 — ps CMOS 3.3 V2 — 0.5 — ps LVPECL/LVDS/CML1 — 0.5 1 ps CMOS 3.3 V2 — 0.6 1 ps LVPECL/LVDS/CML1 — 0.5 — ps CMOS 3.3 V2 — 0.5 — ps Notes: 1. 50 to 810 MHz, 3.3 V/2.5 V only. 2. 50 to 160 MHz, single-ended CMOS output phase jitter measured using 33  series termination into 50  phase noise test equipment. 3.3 V supply voltage option only. Table 6. CLK± Output Phase Jitter (Si599) (Typical values TA = 25 ºC, VDD = 3.3 V, min/max limits VDD = 1.8 ±5%, 2.5 or 3.3 V ±10%, TA = –40 to 85 ºC unless otherwise noted) Parameter 1,2 Phase Jitter (RMS) for FOUT of 50 MHz < FOUT 810 MHz Symbol J Test Condition Min Typ Max Kv = 45 ppm/V 12 kHz to 20 MHz — 0.5 — Kv = 95 ppm/V 12 kHz to 20 MHz — 0.5 — Kv = 125 ppm/V 12 kHz to 20 MHz — 0.5 — Kv = 185 ppm/V 12 kHz to 20 MHz — 0.5 — Kv = 380 ppm/V 12 kHz to 20 MHz — 0.7 — Units ps ps ps ps ps Notes: 1. Differential Modes: LVPECL/LVDS/CML. 2. For best jitter and phase noise performance, always choose the smallest KV that meets the application’s minimum APR requirements. See “AN266: VCXO Tuning Slope (KV), Stability, and Absolute Pull Range (APR)” for more information. Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com 7 Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021 Si598/Si599 Table 7. CLK± Output Period Jitter (Typical values TA = 25 ºC, VDD = 3.3 V unless otherwise noted) Parameter Symbol JPER Period Jitter* Test Condition Min Typ Max Units RMS — 3 — ps Peak-to-Peak — 35 — ps *Note: Any output mode, including CMOS, LVPECL, LVDS, CML. N = 1000 cycles. Table 8. CLK± Output Phase Noise (Typical, Si599) (Typical values TA = 25 ºC, VDD = 3.3 V) Offset Frequency 74.25 MHz 148.5 MHz 155.52 MHz 185 ppm/V 185 ppm/V 95 ppm/V LVPECL LVPECL LVPECL –77 –101 –121 –134 –149 –151 –150 –68 –95 –116 –128 –144 –147 –148 –77 –101 –119 –127 –144 –147 –148 100 Hz 1 kHz 10 kHz 100 kHz 1 MHz 10 MHz 20 MHz Units dBc/Hz dBc/Hz dBc/Hz dBc/Hz dBc/Hz dBc/Hz dBc/Hz Table 9. Power Supply Noise Rejection (Typical values TA = 25 ºC, VDD = 3.3 V) Parameter Symbol RMS Additive Jitter due to Power Supply Noise* φPSRR Test Condition Min Typ Max Units 100 kHz — 0.32 — ps 300 kHz — 0.36 — ps 700 kHz — 0.36 — ps 1 MHz — 0.32 — ps *Note: Measured with 100 mVp-p sinusoid applied to power supply pin. VDD = 3.3 V, LVPECL. Table 10. Spurious Performance (Typical values TA = 25 ºC, VDD = 3.3 V) Parameter Spurious Free Dynamic Range Symbol SFDR Test Condition Min Typ Max Units LVPECL, LVDS, CML1 — 75 — dB LVPECL, LVDS, CML2 — 64 — dB CMOS1 — 77 — dB Notes: 1. 10 to 160 MHz. 2. 10 to 810 MHz. 8 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021 Si598/Si599 Table 11. Environmental Compliance The Si598/599 meets the following qualification test requirements. Parameter Conditions/Test Method Mechanical Shock MIL-STD-883, Method 2002 Mechanical Vibration MIL-STD-883, Method 2007 Solderability MIL-STD-883, Method 2003 Gross & Fine Leak MIL-STD-883, Method 1014 Resistance to Solder Heat MIL-STD-883, Method 2036 Moisture Sensitivity Level J-STD-020, MSL1 Contact Pads Gold over Nickel Table 12. Programming Constraints and Timing (Typical values TA = 25 ºC, VDD = 3.3 V, min/max limits VDD = 1.8 ±5%, 2.5 or 3.3 V ±10%, TA = –40 to 85 ºC unless otherwise noted) Parameter Symbol Test Condition Min Typ Max Unit Output Frequency Range CKOF 10 — 810 MHz Frequency Reprogramming Resolution MRES — 28 — ppt Internal Oscillator Frequency fOSC 4850 — 5670 MHz Internal Crystal Frequency Accuracy fXTAL Maximum variation is ±2000 ppm — 39.17 — MHz From center frequency –3500 — +3500 ppm 10 ms Delta Frequency for Continuous Output Unfreeze to NewFreq Timeout* Settling Time for Small Frequency Change ±3500 ppm from center frequency after setting NewFreq bit — — 10 ms *Note: Applies when using large frequency change procedure outlined in section “3.1.2.Reconfiguring the Output Clock for Large Changes in Output Frequency”. Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com 9 Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021 Si598/Si599 Table 13. Thermal Characteristics (Typical values TA = 25 ºC, VDD = 3.3 V) Parameter Symbol Test Condition Min Typ Max Unit Thermal Resistance Junction to Ambient JA Still Air — 84.6 — °C/W Thermal Resistance Junction to Case JC Still Air — 38.8 — °C/W Ambient Temperature TA –40 — 85 °C Junction Temperature TJ — — 125 °C Table 14. Absolute Maximum Ratings Parameter Symbol Rating Units Supply Voltage, 1.8 V Option VDD –0.5 to +1.9 V Supply Voltage, 2.5/3.3 V Option VDD –0.5 to +3.8 V Input Voltage VI –0.5 to VDD + 0.3 V Storage Temperature TS –55 to +125 ºC ESD Sensitivity (HBM, per JESD22-A114) ESD 2000 V Soldering Temperature (lead-free profile) TPEAK 260 ºC tP 20–40 seconds Soldering Temperature Time @ TPEAK (lead-free profile) Notes: 1. Stresses beyond the absolute maximum ratings may cause permanent damage to the device. Functional operation or specification compliance is not implied at these conditions. 2. The device is compliant with JEDEC J-STD-020C. Refer to Si5xx Packaging FAQ available at https://www.skyworksinc.com/Product_Certificate.aspx for further information, including soldering profiles. 10 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021 Si598/Si599 3. Functional Description The Si598 XO and the Si599 VCXO are low-jitter oscillators ideally suited for applications requiring programmable frequencies. The Si59x can be programmed to generate any output clock in the range of 10 to 810 MHz with frequency resolution of 30 parts per trillion. Output jitter performance exceeds the strict requirements of high-speed communication systems including OC-48/STM-16, 3G SDI, and Gigabit Ethernet. The Si59x consists of a digitally-controlled oscillator (DCO) based on Skyworks Solutions' third-generation DSPLL technology, which is driven by an internal fixedfrequency crystal reference. The device's default output frequency is set at the factory and can be reprogrammed through the two-wire I2C serial port. Once the device is powered down, it will return to its factory-set default output frequency. The Si599 has a pullable output frequency using the voltage control input pin. This makes the Si599 an ideal choice for high-performance, low-jitter, phase-locked loops. The Si598 is digitally pullable using the I2C interface and is ideal for digital PLL applications. 3.1. Programming a New Output Frequency The output frequency (fout) is determined by programming the DCO frequency (fDCO) and the device's output dividers (HS_DIV, N1). The output frequency is calculated using the following equation: f XTAL  RFREQ f DCO - = -----------------------------------------f out = ---------------------------------------HSDIV  N1 Output Dividers The DCO frequency is adjustable in the range of 4.85 to 5.67 GHz by setting the high-resolution 38-bit fractional multiplier (RFREQ). The DCO frequency is the product of the internal fixed-frequency crystal (fXTAL) and RFREQ. The 38-bit resolution of RFREQ allows the DCO frequency to have a programmable frequency resolution of 28 ppt. As shown in Figure 3, the device allows reprogramming of the DCO frequency up to ±3500 ppm from the center frequency configuration without interruption to the output clock. Changes greater than the ±3500 ppm window will cause the device to recalibrate its internal tuning circuitry, forcing the output clock to momentarily stop and start at any arbitrary point during a clock cycle. This re-calibration process establishes a new center frequency and can take up to 10 ms. Circuitry receiving a clock from the Si59x device that is sensitive to glitches or runt pulses may have to be reset once the recalibration process is complete. 3.1.1. Reconfiguring the Output Clock for a Small Change in Frequency For output changes less than ±3500 ppm from the center frequency configuration, the DCO frequency is the only value that needs reprogramming. Since fDCO = fXTAL x RFREQ, and that fXTAL is fixed, changing the DCO frequency is as simple as reconfiguring the RFREQ value as outlined below: 1. Using the serial port, read the current RFREQ value (registers 0x08–0x12). 2. Calculate the new value of RFREQ given the change in frequency. f out_new RFREQ new = RFREQ current  ------------------------f out_current 3. Using the serial port, write the new RFREQ value (registers 0x08—0x12). Multi-byte changes to RFREQ can freeze the DCO to avoid unintended RFREQ values. Example: An Si598 generating a 148.35 MHz clock must be reconfigured "on-the-fly" to generate a 148.5 MHz clock. This represents a change of +1011.122 ppm, which is well within the ±3500 ppm window. Center Frequency Configuration 4.85 GHz -3500 ppm small frequency changes can be made without interruption to the output clock +3500 ppm 5.67 GHz Figure 3. DCO Frequency Range 11 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021 Si598/Si599 A typical frequency configuration for this example: RFREQcurrent = 0x8858199E9 Fout_current = 148.35 MHz Fout_new = 148.50 MHz Calculate RFREQnew to change the output frequency from 148.35 to 148.5 MHz: 148.50 MHz RFREQ new = 0x8858199E9  -------------------------------148.35 MHz = 0x887B6473C Note that performing calculations with RFREQ requires a minimum of 38-bit arithmetic precision. Relatively small changes in output frequency may require writing more than one RFREQ register. Such multi-register RFREQ writes can impact the output clock frequency on a register-by-register basis during updating. Interim changes to the output clock during RFREQ writes can be prevented by using the following procedure: 1. Freeze the "M" value (Set Register 135 bit 5 = 1) 2. Write the new frequency configuration (RFREQ) RFREQ, HSDIV, and N1 are calculated to generate a new output frequency (fout_new). New values can be calculated manually or with the Si59x-EVB software, which provides a user-friendly application to help find the optimum values. The first step in manually calculating the frequency configuration is to determine new frequency divider values (HSDIV, N1). Given the desired output frequency (fout_new), find the frequency divider values that will keep the DCO oscillation frequency in the range of 4.85 to 5.67 GHz. f DCO_new = f out_new  HSDIV new  N1 new Valid values of HSDIV are 9 or 11. N1 can be selected as 1 or any even number up to 128 (i.e., 1, 2, 4, 6, 8, 10 … 128). To help minimize the device's power consumption, the divider values should be selected to keep the DCO's oscillation frequency as low as possible. The lowest value of N1 with the highest value of HS_DIV also results in the best power savings. Once HS_DIV and N1 have been determined, the next step is to calculate the reference frequency multiplier (RFREQ). 3. Unfreeze the "M" value (Set Register 135 bit 5 = 0) 3.1.2. Reconfiguring the Output Clock for Large Changes in Output Frequency For output frequency changes outside of ±3500 ppm from the center frequency, it is likely that both the DCO frequency and the output dividers need to be reprogrammed. Note that changing the DCO frequency outside of the ±3500 ppm window will cause the output to momentarily stop and restart at any arbitrary point in a clock cycle. Devices sensitive to glitches or runt pulses may have to be reset once reconfiguration is complete. The process for reconfiguring the output frequency outside of a ±3500 ppm window is shown below: f DCO_new RFREQ new = ---------------------f XTAL RFREQ is programmable as a 38-bit binary fractional frequency multiplier with the first 10 most significant bits (MSBs) representing the integer portion of the multiplier and the 28 least significant bits (LSBs) representing the fractional portion. Before entering a fractional number into the RFREQ register, it must be converted to a 38-bit integer using a bitwise left shift operation by 28 bits, which effectively multiplies RFREQ by 228. Example: 1. Using the serial port, read the current values for RFREQ, HSDIV, and N1. RFREQ = 136.3441409d 2. Calculate fXTAL for the device. Note that because of slight variations of the internal crystal frequency from one device to another, each device may have a different RFREQ value or possibly even different HSDIV or N1 values to maintain the same output frequency. It is necessary to calculate fXTAL for each device. Discard the fractional portion = 36599601635d f XTAL F out  HSDIV  N1 = -------------------------------------------------RFREQ Multiply RFREQ by 228 = 36599601635.42d Convert to hexadecimal = 0x8858199E9 Once the new values for RFREQ, HSDIV, and N1 are determined, they can be written directly into the device from the serial port using the following procedure: 1. Freeze the DCO (bit 4 of Register 137) 2. Write the new frequency configuration (RFREQ, HS_DIV, N1) Once fXTAL has been determined, new values for Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com 12 Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021 Si598/Si599 3. Unfreeze the DCO and assert the NewFreq bit (bit 6 of Register 135) within the maximum Unfreeze to NewFreq Timeout in Table 12, “Programming Constraints and Timing,” on page 9. The process of freezing and unfreezing the DCO will cause the output clock to momentarily stop and start at any arbitrary point during a clock cycle. This process can take up to 10 ms. Circuitry that is sensitive to glitches or runt pulses may have to be reset after the new frequency configuration is written. 5.67 GHz. In this case, keeping the same output dividers will still keep fDCO within its range limits: f DCO_new = f out_new  HSDV new  N1 new = 161.1328125 MHz  4  8 = 5.156250000 GHz Calculate the new value of RFREQ given the new DCO frequency: f DCO_new RFREQ new = ---------------------- = 131.637733d = 0x83A342779 f XTAL Example: An Si598 generating 156.25 MHz must be re-configured to generate a 161.1328125 MHz clock (156.25 MHz x 66/64). This frequency change is greater than ±3500 ppm. fout = 156.25 MHz Read the current values for RFREQ, HS_DIV, N1: RFREQcurrent = 0x7FA611E85 = 34265439877d, 34265439877d / 228 = 127.64871074631810d HS_DIV = 4 N1 = 8 Calculate fXTAL, fDCO_current f DCO_current = f out  HSDV  N1 = 5.000000000 GHz f DCO_current f XTAL = -------------------------------------- = 39.17 MHz RFREQ current Given fout_new = 161.1328125 MHz, choose output dividers that will keep fDCO within the range of 4.85 to S Slave Address 0 A Byte Address A 3.2. I2C Interface The control interface to the Si598 is an I2C-compatible 2-wire bus for bidirectional communication. The bus consists of a bidirectional serial data line (SDA) and a serial clock input (SCL). Both lines must be connected to the positive supply via an external pullup.Fast mode operation is supported for transfer rates up to 400 kbps as specified in the I2C-Bus Specification standard. Figure 4 shows the command format for both read and write access. Data is always sent MSB. Data length is 1 byte. Read and write commands support 1 or more data bytes as illustrated. The master must send a Not Acknowledge and a Stop after the last read data byte to terminate the read command. The timing specifications and timing diagram for the I2C bus can be found in the I2C-Bus Specification standard (fast mode operation). The device I2C address is specified in the part number. Data A Data A P Write Command (Optional 2 nd data byte and acknowledge illustrated) S Slave Address 0 A Byte Address A S Slave Address 1 A Data A Data N P Read Command (Optional data byte and acknowledge before the last data byte and not acknowledge illustrated) From master to slave From slave to master A – Acknowledge (SDA LOW) N – Not Acknowledge (SDA HIGH). Required after the last data byte to signal the end of the read comand to the slave. S – START condition P – STOP condition Figure 4. I2C Command Format 13 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021 Si598/Si599 4. Serial Port Registers Note: Registers not documented are reserved. Values within reserved registers and reserved bits must not be changed. Register Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 7 High Speed/ N1 Dividers 8 Reference Frequency 9 Reference Frequency RFREQ[31:24] 10 Reference Frequency RFREQ[23:16] 11 Reference Frequency RFREQ[15:8] 12 Reference Frequency RFREQ[7:0] 135 NewFreq/Freeze/ Memory Control 137 Freeze DCO HS_DIV[2:0] NewFreq Freeze M Reserved Bit 1 Bit 0 N1[6:2] N1[1:0] Reserved Bit 2 RFREQ[37:32] Freeze VCADC Freeze DCO Reserved RECALL Reserved 14 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021 Si598/Si599 Register 7. High Speed/N1 Dividers Bit D7 D6 D5 D4 D3 D2 Name HS_DIV[2:0] N1[6:2] Type R/W R/W Bit Name 7:5 HS_DIV[2:0] 4:0 N1[6:2] D1 D0 Function DCO High Speed Divider. Sets value for high speed divider that takes the DCO output fOSC as its clock input. 000 = 4 001 = 5 010 = 6 011 = 7 100 = Not used. 101 = 9 110 = Not used. 111 = 11 CLKOUT Output Divider. Sets value for CLKOUT output divider. Allowed values are [1] and [2, 4, 6, ..., 27]. Illegal odd divider values will be rounded up to the nearest even value. The value for the N1 register can be calculated by taking the divider ratio minus one. For example, to divide by 10, write 0001001 (9 decimal) to the N1 registers. 0000000 = 1 1111111 = 27 Register 8. Reference Frequency Bit D7 D6 D5 D4 D3 D2 Name N1[1:0] RFREQ[37:32] Type R/W R/W D1 D0 Bit Name Function 7:6 N1[1:0] CLKOUT Output Divider. Sets value for CLKOUT output divider. Allowed values are [1] and [2, 4, 6, ..., 27]. Illegal odd divider values will be rounded up to the nearest even value. The value for the N1 register can be calculated by taking the divider ratio minus one. For example, to divide by 10, write 0001001 (9 decimal) to the N1 registers. 0000000 = 1 1111111 = 27 5:0 RFREQ[37:32] Reference Frequency. Frequency control input to DCO. Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com 15 Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021 Si598/Si599 Register 9. Reference Frequency Bit D7 D6 D5 D4 D3 Name RFREQ[31:24] Type R/W Bit Name 7:0 RFREQ[31:24] D2 D1 D0 D2 D1 D0 D2 D1 D0 Function Reference Frequency. Frequency control input to DCO. Register 10. Reference Frequency Bit D7 D6 D5 D4 D3 Name RFREQ[23:16] Type R/W Bit Name 7:0 RFREQ[23:16] Function Reference Frequency. Frequency control input to DCO. Register 11. Reference Frequency Bit D7 D6 D5 D4 D3 Name RFREQ[15:8] Type R/W Bit Name 7:0 RFREQ[15:8] Function Reference Frequency. Frequency control input to DCO. 16 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021 Si598/Si599 Register 12. Reference Frequency Bit D7 D6 D5 D4 D3 Name RFREQ[7:0] Type R/W Bit Name 7:0 RFREQ[7:0] D2 D1 D0 D2 D1 D0 Function Reference Frequency. Frequency control input to DCO. Register 135. NewFreq/Freeze/Memory Control Bit D7 Name Type R/W D6 D5 D4 NewFreq Freeze M Freeze VCADC R/W R/W R/W D3 RECALL R/W R/W R/W R/W Reset settings = 00xxxx00 Bit Name Function 7 Reserved This bit should read 0 in normal operation. 6 NewFreq New Frequency Applied. Alerts the DSPLL that a new frequency configuration has been applied. This bit will clear itself when the new frequency is applied. Write 0x40 to this register to assert NewFreq. 5 Freeze M Freezes the M Control Word. Prevents interim frequency changes when writing RFREQ registers. 4 Freeze VCADC 3:1 Reserved Always zero. 0 RECALL Recall NVM into RAM. 0 = No operation. 1 = Write NVM bits into RAM. Bit is internally reset following completion of operation. Freezes the VCDADC Output Word. May be used to hold the nominal output frequency of the Si599. Do not use with Si598. Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com 17 Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021 Si598/Si599 Register 137. Freeze DCO Bit D7 D6 D5 D3 D2 D1 D0 R R R R Freeze DCO Name Type D4 R/W R/W R/W R/W Reset settings = Si598: 0000xxxx, Si599: 1000xxxx Bit Name Function 7 Reserved 0: Si598 1: Si599 6:5 Reserved This bits should read 0 in normal operation. 4 Freeze DCO 3:0 Reserved Freeze DCO. Freezes the DSPLL so the frequency configuration can be modified. Si598: Write 0x10 to this register to Freeze DCO. Si599: Write 0x90 to this register to Freeze DCO. Read only. 18 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021 Si598/Si599 5. Si598 (XO) Pin Descriptions (Top View) SDA 7 NC 1 6 VDD OE 2 5 CLK– GND 3 4 CLK+ 8 SCL Table 15. Si598 Pin Descriptions Pin Name Type Function 1 NC N/A 2 OE Input 3 GND Ground Electrical and Case Ground. 4 CLK+ Output Oscillator Output. 5 CLK– (NC for CMOS) Output (N/A for CMOS) 6 VDD Power 7 SDA Bidirectional Open Drain I2C Serial Data. 8 SCL Input I2C Serial Clock. No Connect. Make no external connection to this pin. Output Enable.* See 7. Ordering Information on page 21. Complementary Output. (NC for CMOS, do not make external connection). Power Supply Voltage. *Note: OE pin includes a 17 k resistor to VDD for OE active high option or 17 k to GND for OE active low option. Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com 19 Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021 Si598/Si599 6. Si599 (VCXO) Pin Descriptions (Top View) SDA 7 VC 1 6 VDD OE 2 5 CLK– GND 3 4 CLK+ 8 SCL Table 16. Si599 Pin Descriptions Pin Name Type Function 1 VC Analog Input 2 OE Input 3 GND Ground Electrical and Case Ground. 4 CLK+ Output Oscillator Output. 5 CLK– (NC for CMOS) Output (N/A for CMOS) 6 VDD Power 7 SDA Bidirectional Open Drain I2C Serial Data. 8 SCL Input I2C Serial Clock. Control Voltage. Output Enable.* See 7. Ordering Information on page 21. Complementary Output. (NC for CMOS, do not make external connection). Power Supply Voltage. *Note: OE pin includes a 17 k resistor to VDD for OE active high option or 17 k to GND for OE active low option. 20 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021 Si598/Si599 7. Ordering Information The Si598/Si599 supports a wide variety of options including frequency range, start-up frequency, temperature stability, tuning slope, output format, and VDD. Specific device configurations are programmed into the Si598/Si599 at time of shipment. Configurations are specified using the Part Number Configuration chart shown below. Skyworks Solutions provides a web browser-based part number configuration utility to simplify this process. Refer to https://www.skyworksinc.com/en/Products/Timing to access this tool and for further ordering instructions. The Si598/Si599 XO/VCXO series is supplied in an industry-standard, RoHS compliant, 8-pad, 5x7 mm package. Tape and reel packaging is an ordering option. 59x X X X XXX XXX D G R R = Tape and Reel Blank = Coil Tape Operating Temp Range (°C ) G –40 to +85 °C 598 Programmable XO Product Family 599 Programmable VCXO Product Family Device Revision Letter 2 Six-Digit Start-up Frequency /I C Address Designator The Si59x supports a user -defined start -up frequency between 10– 810 MHz. The start-up frequency must be in the same frequency range rd as that specified by the Frequency Grade 3 option code . The Si59x supports a user -defined I 2C 7-bit address. Each unique start-up 2 frequency/ I C address combination is assigned a six-digit numerical code. This code can be requested during the part number request process . Refer to www .silabs.com/VCXOPartNumber to request an Si 59 x part number . st 1 Option Code A B C D E F G H J K M N P Q R S T U V W VDD 3.3 3.3 3.3 3.3 2.5 2.5 2.5 2.5 1.8 1.8 3.3 3.3 3.3 3.3 2.5 2.5 2.5 2.5 1.8 1.8 Output Format Output Enable Polarity LVPECL High LVDS High CMOS High CML High LVPECL High LVDS High CMOS High CML High CMOS High CML High LVPECL Low LVDS Low CMOS Low CML Low LVPECL Low LVDS Low CMOS Low CML Low CMOS Low CML Low rd 3 Option Code Frequency Grade Code A B C Si598 Frequency Range Supported (MHz) 10 -810 10 -280 10 -160 (CMOS available to 160 MHz ) Code A B C 2nd Option Code Temperature Stability (ppm , max , ±) Total Stablility (ppm , max, ±) 50 100 25 50 20 30 2 nd Option Code Note: CMOS available to 160 MHz. Temperature Stability ± ppm (max) 20 20 50 20 20 50 50 20 Si599 Tuning Slope Kv ppm /V (typ) 380 185 185 125 95 125 95 45 Minimum APR (±ppm ) for VDD @ 2 .5 V 275 110 80 75 50 45 20 N/A Code 3.3 V 1 .8 V A 370 200 B 160 80 C 130 50 D 100 40 E 65 25 F 70 10 G 35 N/A H 15 N/A Notes : 1 . For best jitter and phase noise performance , always choose the smallest Kv that meets the application’s minimum APR requirements . See AN266 for more information . 2 . APR is the ability of a VCXO to track a signal over the product lifetime. A VCXO with an APR of ±25 ppm is able to lock to a clock with a ± 25 ppm stability over 15 years over all operating conditions . 3 . Nominal pull range (±) = 0 .5 x V DD x tuning slope . 4 . Minimum APR values noted above include worst case values for all parameters . Figure 5. Part Number Convention Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com 21 Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021 Si598/Si599 Table 17. Standard Si598 Part Numbers Part Number VDD Output Format Total Stability Frequency Range Startup Frequency I2C Address 598CCC000107DG 3.3V CMOS 30 ppm 10–160 MHz 10 MHz 0x55 598BCA000107DG 3.3V LVDS 30 ppm 10–810 MHz 10 MHz 0x55 22 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021 Si598/Si599 8. Si59x Mark Specification Figure 6 illustrates the mark specification for the Si59x. Table 18 lists the line information.   Figure 6. Mark Specification Table 18. Si59x Top Mark Description Line Position Description 1 1–10 “SiLabs"+ Part Family Number, 59x (first 3 characters in part number where x = 8 indicates a 598 device and x = 9 indicates a 599 device). 2 1–10 Option1 + Option2 + Option3 + ConfigNum(6) + Temp 3 Trace Code Position 1 Pin 1 orientation mark (dot) Position 2 Product Revision (D) Position 3–6 Tiny Trace Code (4 alphanumeric characters per assembly release instructions) Position 7 Year (least significant year digit), to be assigned by assembly site (ex: 2010 = 0) Position 8–9 Calendar Work Week number (1–53), to be assigned by assembly site Position 10 “+” to indicate Pb-Free and RoHS-compliant Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com 23 Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021 Si598/Si599 9. Outline Diagram and Suggested Pad Layout Figure 7 illustrates the package details for the Si598/Si599. Table 19 lists the values for the dimensions shown in the illustration.   Figure 7. Si598/Si599 Outline Diagram Table 19. Package Diagram Dimensions (mm) Dimension A b b1 c c1 D D1 e E E1 H L L1 p R aaa bbb ccc ddd eee Min 1.50 1.30 0.90 0.50 0.30 4.30 6.10 0.55 1.17 1.07 1.80 — — — — — Nom 1.65 1.40 1.00 0.60 — 5.00 BSC 4.40 2.54 BSC 7.00 BSC 6.20 0.65 1.27 1.17 — 0.70 REF — — — — — Max 1.80 1.50 1.10 0.70 0.60 4.50 6.30 0.75 1.37 1.27 2.60 0.15 0.15 0.10 0.10 0.05 Note: 1. All dimensions shown are in millimeters (mm) unless otherwise noted. 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994. 24 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021 Si598/Si599 10. 8-Pin PCB Land Pattern Figure 8 illustrates the 8-pin PCB land pattern for the Si598/Si599. Table 20 lists the values for the dimensions shown in the illustration. Figure 8. Si598/Si599 PCB Land Pattern Table 20. PCB Land Pattern Dimensions (mm) Dimension Min Max D2 5.08 REF D3 5.705 REF e 2.54 BSC E2 4.20 REF GD 0.84 — GE 2.00 — VD 8.20 REF VE 7.30 REF X1 1.70 TYP X2 1.545 TYP Y1 2.15 REF Y2 1.3 REF ZD — 6.78 ZE — 6.30 Note: 1. Dimensioning and tolerancing per the ANSI Y14.5M-1994 specification. 2. Land pattern design follows IPC-7351 guidelines. 3. All dimensions shown are at maximum material condition (MMC). 4. Controlling dimension is in millimeters (mm). Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com 25 Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021 Si598/Si599 REVISION HISTORY Revision 1.1 June, 2018  Changed “Trays” to “Coil Tape” in 7. Ordering Information on page 21. Revision 1.0   Updated Register 135, “NewFreq/Freeze/Memory Control,” on page 17. Updated Register 137, “Freeze DCO,” on page 18. Revision 0.9       Updated Si598/599 devices to support frequencies up to 810 MHz for LVPECL, LVDS, and CML outputs. Added Table 13, “Thermal Characteristics,” on page 10. Updated ESD HBM sensitivity rating in Table 14 on page 10. Updated Table 11 on page 9 to include "Moisture Sensitivity Level" and "Contact Pads" rows. Updated Figure 6 and Table 18 on page 23 to reflect specific marking information. Corrected pin 7 and pin 8 designation in package diagram in Figure 7 on page 24. 26 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021 ClockBuilder Pro Customize Skyworks clock generators, jitter attenuators and network synchronizers with a single tool. With CBPro you can control evaluation boards, access documentation, request a custom part number, export for in-system programming and more! www.skyworksinc.com/CBPro Portfolio SW/HW Quality Support & Resources www.skyworksinc.com/ia/timing www.skyworksinc.com/CBPro www.skyworksinc.com/quality www.skyworksinc.com/support Copyright © 2021 Skyworks Solutions, Inc. All Rights Reserved. Information in this document is provided in connection with Skyworks Solutions, Inc. (“Skyworks”) products or services. These materials, including the information contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes. No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks’ Terms and Conditions of Sale. THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED “AS IS” WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale. Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of Skyworks’ published specifications or parameters. Skyworks, the Skyworks symbol, Sky5®, SkyOne®, SkyBlue™, Skyworks Green™, Clockbuilder®, DSPLL®, ISOmodem®, ProSLIC®, and SiPHY® are trademarks or registered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for identification purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference. Skyworks Solutions, Inc. | Nasdaq: SWKS | sales@skyworksinc.com | www.skyworksinc.com USA: 781-376-3000 | Asia: 886-2-2735 0399 | Europe: 33 (0)1 43548540 |