C8051F021

C8051F021 25 MIPS, 64 kB Flash, 12-Bit ADC, 64-Pin Mixed-Signal MCU Analog Peripherals 12-Bit ADC High-Speed 8051 µC Core - - ±1 LSB INL; no missing codes Programmable throughput up to 100 ksps 8 external inputs; programmable as single-ended or differential Programmable amplifier gain: 16, 8, 4, 2, 1, 0.5 Data-dependent windowed interrupt generator Built-in temperature sensor (±3 °C) ±1 LSB INL; no missing codes Programmable throughput up to 500 ksps 8 external inputs Programmable amplifier gain: 4, 2, 1, 0.5 Can synchronize outputs to timers for jitter-free waveform generation Pipelined instruction architecture; executes 70% of instructions in 1 or 2 system clocks Up to 25 MIPS throughput with 25 MHz system clock 22 vectored interrupt sources 4352 bytes data RAM 64 kB Flash; in-system programmable in 512-byte sectors (512 bytes are reserved) External parallel data memory interface 32 port I/O; all are 5 V tolerant Hardware SMBus™ (I2C™ compatible), SPI™, and two UART serial ports available concurrently Programmable 16-bit counter/timer array with 5 capture/compare modules 5 general-purpose 16-bit counter/timers Dedicated watchdog timer; bidirectional reset Real-time clock mode using Timer 3 or PCA Internal programmable oscillator: 2–16 MHz External oscillator: Crystal, RC, C, or Clock Can switch between clock sources on-the-fly Typical operating current: 10 mA at 25 MHz Multiple power saving sleep and shutdown modes Memory 8-Bit ADC Digital Peripherals Two 12-Bit DACs Two Comparators Internal Voltage Reference VDD Monitor/Brown-out Detector On-Chip JTAG Debug & Boundary Scan - On-chip debug circuitry facilitates full speed, non-intrusive in-system debug (no emulator required) Provides breakpoints, single stepping, watchpoints, stack monitor Inspect/modify memory and registers Superior performance to emulation systems using ICE-chips, target pods, and sockets IEEE1149.1 compliant boundary scan Clock Sources Supply Voltage: 2.7 to 3.6 V 64-Pin TQFP Temperature Range: –40 to +85 °C VDD VDD VDD DGND DGND DGND AV+ AGND TCK TMS TDI TDO RST Digital Power Port I/O Config. Analog Power JTAG Logic Boundary Scan Debug HW Reset 8 0 5 1 C o r e UART0 UART1 SMBus SPI Bus PCA P0 Drv P0.0 P0.7 SFR Bus 64 kB FLASH 256 Byte RAM 4 kB RAM External Data Memory Bus Timers 0, 1, 2, 4 Timer 3/ RTC P0, P1, P2, P3 Latches Crossbar Config. REFADC VDD MONEN VDD Monitor External Oscillator Circuit Internal Oscillator WDT C R O S S B A R P1 Drv P1.0/AIN1.0 P1.7/AIN1.7 P2 Drv P2.0 P2.7 P3 Drv P3.0 P3.7 XTAL1 XTAL2 System Clock VREF VREF DAC1 (12-Bit) DAC0 (12-Bit) (REFADC) ADC 500 ksps (8-Bit) Prog Gain A M U X 8:1 DAC1 Bus Control DAC0 VREFA AIN0.0 AIN0.1 AIN0.2 AIN0.3 AIN0.4 AIN0.5 AIN0.6 AIN0.7 CP0+ CP0CP1+ CP1- C T L P4 Latch P4 DRV A M U X Prog Gain ADC 100 ksps (12-Bit) Address Bus A d d r D a t a P5 Latch P6 Latch P5 DRV P6 DRV TEMP SENSOR Data Bus P7 Latch CP0 CP1 P7 DRV Precision Mixed Signal Copyright © 2004 by Silicon Laboratories 6.15.2004 C8051F021 25 MIPS, 64 kB Flash, 12-Bit ADC, 64-Pin Mixed-Signal MCU Selected Electrical Specifications (TA = –40 to +85 C°, VDD = 2.7 V unless otherwise specified) PARAMETER CONDITIONS GLOBAL CHARACTERISTICS Digital Supply Voltage Clock = 25 MHz Digital Supply Current Clock = 1 MHz with CPU active Clock = 32 kHz; VDD Monitor Disabled (VDD = 2.7 V) Digital Supply Current Oscillator not running; VDD Monitor (shutdown) Enabled Oscillator not running; VDD Monitor Disabled Digital Supply RAM Data Retention Voltage CPU & DIGITAL I/O PORTS Clock Frequency Range Port Output High Voltage IOH = –3 mA, Port I/O push-pull Port Output Low Voltage IOL = 8.5 mA Input High Voltage Input Low Voltage A/D CONVERTER Resolution Integral Nonlinearity Differential Nonlinearity Guaranteed Monotonic Signal-to-Noise Plus Distortion Throughput Rate Input Voltage Range COMPARATORS Response Time | (CP+) – (CP-) | = 100 mV Input Voltage Range Input Bias Current Input Offset Voltage MIN 2.7 10 0.8 20 10 0.1 1.5 DC VDD – 0.7 0.7 x VDD 0.3 x VDD 12 ±1 ±1 66 0 4 –0.25 –5 –10 0.001 VDD + 0.25 +5 +10 100 VREF 25 0.6 TYP MAX 3.6 UNITS V mA mA µA µA µA V MHz V V V V bits LSB LSB dB ksps V µs V nA mV Package Information D D1 C8051F020DK Development Kit MIN NOM MAX (mm) (mm) (mm) A - - 1.20 0.15 1.05 A1 0.05 E1 E A2 0.95 b 0.17 0.22 0.27 12.00 10.00 0.50 12.00 10.00 - 64 PIN 1 DESIGNATOR 1 A2 e A b A1 D D1 e E E1 Precision Mixed Signal Copyright © 2004 by Silicon Laboratories 6.15.2004 Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders