S i 5 3 119
19-O UTPUT PCI E G EN 3 BUFFER
Features
Applications
Server
Storage
Data center
Enterprise switches and routers
Description
The Si53119 is a 19-output, low-power HCSL differential clock buffer that
meets all of the performance requirements of the Intel DB1200ZL
specification. The device is optimized for distributing reference clocks for
Intel® QuickPath Interconnect (Intel QPI), PCIe Gen 1/Gen 2/Gen 3/
Gen 4, SAS, SATA, and Intel Scalable Memory Interconnect (Intel SMI)
applications. The VCO of the device is optimized to support 100 MHz and
133 MHz operation. Each differential output can be enabled through I2C
for maximum flexibility and power savings. Measuring PCIe clock jitter is
quick and easy with the Silicon Labs PCIe Clock Jitter Tool. Download it
for free at www.silabs.com/pcie-learningcenter.
Rev. 1.3 12/17
Copyright © 2017 by Silicon Laboratories
GND
VDD_IO
Pin Assignments
DIF_13
DIF_13
DIF_14
DIF_14
54
53
52
51
50
49
VDDA
GNDA
100M_133M
HBW_BYPASS_LBW
PWRGD / PWRDN
GND
VDDR
CLK_IN
CLK_IN
SA_0
SDA
SCL
SA_1
FBOUT_NC
FBOUT_NC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
GND 16
DIF_0 17
DIF_0 18
48
47
46
45
44
43
42
41
40
39
38
37
Si53119
33
34
35
36
VDD_IO
GND
DIF_6
DIF_6
Ordering Information:
See page 31.
VDD
GND
DIF_15
DIF_15
GND
VDD
DIF_4
DIF_4
DIF_5
DIF_5
DIF_17
DIF_17
DIF_16
DIF_16
68
67
66
65
64
63
62
61
60
59
58
57
56
55
DIF_18
DIF_18
GND
VDD_IO
72
71
70
69
PLL or bypass mode
Spread spectrum tolerable
1.05 to 3.3 V I/O supply voltage
50 ps output-to-output skew
50 ps cyc-cyc jitter (PLL mode)
Low phase jitter (Intel QPI, PCIe
Gen 1/2/3 common clock
compliant)
Gen 3 SRNS Compliant
100 ps input-to-output delay
Extended Temperature:
–40 to 85 °C
72-pin QFN
For variations of this device,
contact Silicon Labs
GND
DIF_2
DIF_2
DIF_3
DIF_3
19
20
21
22
23
24
25
26
27
28
29
30
31
32
DIF_1
DIF_1
Nineteen 0.7 V low-power, pushpull HCSL PCIe Gen 3 outputs
100 MHz /133 MHz PLL
operation, supports PCIe and
QPI
PLL bandwidth SW SMBUS
programming overrides the latch
value from HW pin
9 selectable SMBUS addresses
SMBus address configurable to
allow multiple buffers in a single
control network 3.3 V supply
voltage operation
Separate VDDIO for outputs
VDD_IO
DIF_12
DIF_12
VDD_IO
GND
DIF_11
DIF_11
DIF_10
DIF_10
GND
VDD
DIF_9
DIF_9
DIF_8
DIF_8
VDD_IO
GND
DIF_7
DIF_7
Patents pending
Si53119
S i 5 3 11 9
Functional Block Diagram
FB_OUT
SSC Compatible
PLL
CLK_IN
CLK_IN
100M_133
HBW_BYPASS_LBW
SA_0
SA_1
PWRGD / PWRDN
SDA
SCL
2
Control
Logic
Rev. 1.3
DIF_[18:0]
Si53119
TABLE O F C ONTENTS
Section
Page
1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4
2. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
2.1. CLK_IN, CLK_IN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
2.2. 100M_133M—Frequency Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
2.3. SA_0, SA_1—Address Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
2.4. CKPWRGD/PWRDN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14
2.5. HBW_BYPASS_LBW . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
2.6. Miscellaneous Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
3. Test and Measurement Setup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
3.1. Input Edge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
3.2. Termination of Differential Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
4. Control Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19
4.1. Byte Read/Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19
4.2. Block Read/Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
4.3. Control Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
5. Pin Descriptions: 72-Pin QFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
6. Power Filtering Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30
6.1. Ferrite Bead Power Filtering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
7. Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
8. Package Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
9. Land Pattern: 72-pin QFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34
Rev. 1.3
3
S i 5 3 11 9
1. Electrical Specifications
Table 1. DC Operating Characteristics
VDD_A = 3.3 V±5%, VDD = 3.3 V±5%
Parameter
Symbol
Test Condition
Min
Max
Unit
VDD/VDD_A
3.3 V ±5%
3.135
3.465
V
VDD_IO
1.05 V to 3.3 V ±5%
0.9975
3.465
V
3.3 V Input High Voltage
VIH
VDD
2.0
VDD+0.3
V
3.3 V Input Low Voltage
VIL
VSS-0.3
0.8
V
3.3 V Core Supply Voltage
3.3 V I/O Supply
Voltage1
Current2
IIL
0 < VIN < VDD
–5
+5
µA
3
3.3 V Input High Voltage
VIH_FS
VDD
0.7
VDD+0.3
V
3
3.3 V Input Low Voltage
VIL_FS
VSS–0.3
0.35
V
3.3 V Input Low Voltage
VIL_Tri
0
0.9
V
3.3 V Input Med Voltage
VIM_Tri
1.3
1.8
V
3.3 V Input High Voltage
VIH_Tri
2.4
VDD
V
Input Leakage
Voltage4
VOH
IOH = –1 mA
2.4
—
V
3.3 V Output Low Voltage4
VOL
IOL = 1 mA
—
0.4
V
CIN
2.5
4.5
pF
COUT
2.5
4.5
pF
LPIN
—
7
nH
–40
85
°C
3.3 V Output High
Input Capacitance
Output
5
Capacitance5
Pin Inductance
Ambient Temperature
No Airflow
TA
Notes:
1. VDD_IO applies to the low-power NMOS push-pull HCSL compatible outputs.
2. Input Leakage Current does not include inputs with pull-up or pull-down resistors. Inputs with resistors should state
current requirements.
3. Internal voltage reference is to be used to guarantee VIH_FS and VIL_FS threshold levels over full operating range.
4. Signal edge is required to be monotonic when transitioning through this region.
5. Ccomp capacitance based on pad metallization and silicon device capacitance. Not including pin capacitance.
4
Rev. 1.3
Si53119
Table 2. SMBus Characteristics
Parameter
Symbol
Test Condition
Min
Max
Unit
0.8
V
VDDSMB
V
0.4
V
5.5
V
1
SMBus Input Low Voltage
VILSMB
SMBus Input High Voltage1
VIHSMB
SMBus Output Low Voltage1
VOLSMB
@ IPULLUP
Nominal Bus Voltage1
VDDSMB
@ VOL
2.7
IPULLUP
3 V to 5 V +/-10%
4
SCLK/SDAT Rise Time1
tRSMB
(Max VIL – 0.15) to (Min VIH + 0.15)
1000
ns
SCLK/SDAT Fall Time1
tFSMB
(Min VIH + 0.15) to (Max VIL – 0.15)
300
ns
fMINSMB
Minimum Operating Frequency
SMBus sink
Current1
SMBus Operating Frequency1,2
2.1
mA
100
kHz
Notes:
1. Guaranteed by design and characterization
2. The differential input clock must be running for the SMBus to be active
Table 3. Current Consumption
TA = -40–85 °C; supply voltage VDD = 3.3 V ±5%
Parameter
Operating Current
Power Down Current
Symbol
Test Condition
Min
Typ
Max
Unit
IDDVDD
100 MHz, VDD Rail
—
25
35
mA
IDDVDDA
100 MHz, VDDA + VDDR, PLL Mode
—
16
20
mA
IDDVDDIO
100 MHz, CL = Full Load, VDD IO Rail
—
130
150
mA
IDDVDDPD
Power Down, VDD Rail
—
1.5
2
mA
IDDVDDAPD
Power Down, VDDA Rail
—
8
12
mA
IDDVDDIOPD
Power Down, VDD_IO Rail
—
0.17
0.5
mA
Rev. 1.3
5
S i 5 3 11 9
Table 4. Clock Input Parameters
TA = -40–85 °C; supply voltage VDD = 3.3 V ±5%
Parameter
Symbol
Test Condition
Min
Typ
Max
Unit
Input High Voltage
VIHDIF
Differential Inputs
(singled-ended measurement)
600
700
1150
mV
Input Low Voltage
VIHDIF
Differential Inputs
(singled-ended measurement)
Vss300
0
300
mV
Input Common Mode
Voltage
Vcom
Common mode input voltage
300
1000
mV
Input Amplitude, CLK_IN
Vswing
Peak to Peak Value
300
1450
mV
Input Slew Rate, CLK_IN
dv/dt
Measured differentially
0.4
8
V/ns
Measurement from differential wave
form
45
55
%
125
ps
150
MHz
Input Duty Cycle
50
Input Jitter–Cycle to Cycle
JDFin
Differential measurement
Input Frequency
Fibyp
VDD = 3.3 V, bypass mode
33
FiPLL
VDD = 3.3 V, 100 MHz PLL Mode
90
100
110
MHz
FiPLL
VDD = 3.3 V, 133.33 MHz PLL Mode
120
133.33
147
MHz
fMODIN
Triangle wave modulation
30
31.5
33
kHz
Input SS Modulation Rate
6
Rev. 1.3
Si53119
Table 5. Output Skew, PLL Bandwidth and Peaking
TA = -40–85 °C; supply voltage VDD = 3.3 V ±5%
Parameter
Test Condition
Min
TYP
Max
Unit
CLK_IN, DIF[x:0]
Input-to-Output Delay in PLL Mode
Nominal Value1,2,3,4
–100
18
100
ps
CLK_IN, DIF[x:0]
Input-to-Output Delay in Bypass Mode
Nominal Value2,4,5
2.5
3.6
4.5
ns
CLK_IN, DIF[x:0]
Input-to-Output Delay Variation in PLL mode
Over Voltage and Temperature2,4,5
–50
20
50
ps
CLK_IN, DIF[x:0]
Input-to-Output Delay Variation in Bypass Mode
Over Voltage and Temperature2,4,5
–250
250
ps
DIF[11:0]
Output-to-Output Skew across all 19 Outputs
(Common to Bypass and PLL Mode)1,2,3,4,5
0
20
50
ps
PLL Jitter Peaking
(HBW_BYPASS_LBW = 0)6
—
0.4
2.0
dB
PLL Jitter Peaking
(HBW_BYPASS_LBW = 1)6
—
0.1
2.5
dB
PLL Bandwidth
(HBW_BYPASS_LBW = 0)
7
—
0.7
1.4
MHz
PLL Bandwidth
(HBW_BYPASS_LBW = 1)7
—
2
4
MHz
Notes:
1. Measured into fixed 2 pF load cap. Input-to-output skew is measured at the first output edge following the
corresponding input.
2. Measured from differential cross-point to differential cross-point.
3. This parameter is deterministic for a given device.
4. Measured with scope averaging on to find mean value.
5. All Bypass Mode Input-to-Output specs refer to the timing between an input edge and the specific output edge created
by it.
6. Measured as maximum pass band gain. At frequencies within the loop BW, highest point of magnification is called PLL
jitter peaking.
7. Measured at 3 db down or half power point.
Rev. 1.3
7
S i 5 3 11 9
Table 6. Phase Jitter
Parameter
Phase Jitter
PLL Mode
Test Condition
Min
Typ
Max
Unit
—
25
86
ps
PCIe Gen 2 Low Band, Common Clock
F < 1.5 MHz1,3,4,5
—
2.5
3.0
ps
(RMS)
PCIe Gen 2 High Band, Common Clock
1.5 MHz < F < Nyquist1,3,4,5
—
2.5
3.1
ps
(RMS)
PCIe Gen 3, Common Clock
(PLL BW 2–4 MHz, CDR = 10 MHz)1,3,4,5
—
0.5
1.0
ps
(RMS)
PCIe Gen 3 Separate Reference No Spread, SRNS
(PLL BW of 2–4 or 2–5 MHz, CDR = 10 MHz)1,3,4,5
—
0.35
0.71
ps
(RMS)
Intel® QPI & Intel SMI
(4.8 Gbps or 6.4 Gb/s, 100 or 133 MHz, 12 UI)1,6,7
—
0.25
0.5
ps
(RMS)
Intel QPI & Intel SMI
(8 Gb/s, 100 MHz, 12 UI)1,6
—
0.15
0.3
ps
(RMS)
Intel QPI & Intel SMI
(9.6 Gb/s, 100 MHz, 12 UI)1,6
—
0.16
0.2
ps
(RMS)
PCIe Gen 1, Common Clock
1,2,3
Notes:
1. Post processed evaluation through Intel supplied Matlab* scripts. Defined for a BER of 1E-12. Measured values at a
smaller sample size have to be extrapolated to this BER target.
2. ζ = 0.54 implies a jitter peaking of 3 dB.
3. PCIe* Gen 3 filter characteristics are subject to final ratification by PCISIG. Check the PCI-SIG for the latest
specification.
4. Measured on 100 MHz PCIe output using the template file in the Intel-supplied Clock Jitter Tool V1.6.3.
5. Measured on 100 MHz output using the template file in the Intel-supplied Clock Jitter Tool V1.6.3.
6. Measured on 100 MHz, 133 MHz output using the template file in the Intel-supplied Clock Jitter Tool V1.6.3.
7. These jitter numbers are defined for a BER of 1E-12. Measured numbers at a smaller sample size have to be
extrapolated to this BER target.
8. Gen 4 specifications based on the PCI-Express Base Specification 4.0 rev. 0.9.
9. Download the Silicon Labs PCIe Clock Jitter Tool at www.silabs.com/pcie-learningcenter.
8
Rev. 1.3
Si53119
Table 6. Phase Jitter (Continued)
Additive Phase Jitter
Bypass Mode
PCIe Gen 11,2,3
—
10
—
ps
PCIe Gen 2 Low Band
F < 1.5 MHz1,3,4,5
—
1.0
—
ps
(RMS)
PCIe Gen 2 High Band
1.5 MHz < F < Nyquist1,3,4,5
—
1.0
—
ps
(RMS)
PCIe Gen 3
(PLL BW 2–4 MHz, CDR = 10 MHz)1,3,4,5
—
0.3
—
ps
(RMS)
PCIe Gen 4, Common Clock
(PLL BW of 2–4 or 2–5 MHz, CDR = 10 MHz)1,4,5,8
—
0.3
—
ps
(RMS)
Intel QPI & Intel® SMI
(4.8 Gbps or 6.4 Gb/s, 100 or 133 MHz, 12 UI)1,6,7
—
0.15
—
ps
(RMS)
Intel QPI & Intel® SMI
(8 Gb/s, 100 MHz, 12 UI)1,6
—
0.1
—
ps
(RMS)
Intel QPI & Intel® SMI
(9.6 Gb/s, 100 MHz, 12 UI)1,6
—
0.1
—
ps
(RMS)
Notes:
1. Post processed evaluation through Intel supplied Matlab* scripts. Defined for a BER of 1E-12. Measured values at a
smaller sample size have to be extrapolated to this BER target.
2. ζ = 0.54 implies a jitter peaking of 3 dB.
3. PCIe* Gen 3 filter characteristics are subject to final ratification by PCISIG. Check the PCI-SIG for the latest
specification.
4. Measured on 100 MHz PCIe output using the template file in the Intel-supplied Clock Jitter Tool V1.6.3.
5. Measured on 100 MHz output using the template file in the Intel-supplied Clock Jitter Tool V1.6.3.
6. Measured on 100 MHz, 133 MHz output using the template file in the Intel-supplied Clock Jitter Tool V1.6.3.
7. These jitter numbers are defined for a BER of 1E-12. Measured numbers at a smaller sample size have to be
extrapolated to this BER target.
8. Gen 4 specifications based on the PCI-Express Base Specification 4.0 rev. 0.9.
9. Download the Silicon Labs PCIe Clock Jitter Tool at www.silabs.com/pcie-learningcenter.
Rev. 1.3
9
S i 5 3 11 9
Table 7. DIF 0.7 V AC Timing Characteristics (Non-Spread Spectrum Mode)1
Parameter
Symbol
CLK 100 MHz, 133 MHz
Min
Typ
Max
Unit
Clock Stabilization Time2
TSTAB
—
1.5
1.8
ms
Long Term Accuracy3,4,5
LACC
—
—
100
ppm
Absolute Host CLK Period (100 MHz)3,4,6
TABS
9.94900
—
10.05100
ns
Absolute Host CLK Period (133 MHz)3,4,6
TABS
7.44925
—
7.55075
ns
Edge_rate
1.0
3.0
4.0
V/ns
Rise Time Variation3,8,9
∆ Trise
—
—
125
ps
Fall Time Variation3,8,9
∆ Tfall
—
—
125
ps
TRISE_MAT/
TFALL_MAT
—
7
20
%
VHIGH
660
750
850
mV
Slew Rate3,4,7
Rise/Fall Matching3,8,10,11
Voltage High (typ 0.7 V)3,8,12
Notes:
1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
2. This is the time from the valid CLK_IN input clocks and the assertion of the PWRGD signal level at 1.8–2.0 V to the
time that stable clocks are output from the buffer chip (PLL locked).
3. Test configuration is Rs = 33.2 , 2 pF for 100 transmission line; Rs = 27 , 2 pF for 85 transmission line.
4. Measurement taken from differential waveform.
5. Using frequency counter with the measurement interval equal or greater than 0.15 s, target frequencies are
99,750,00 Hz, 133,000,000 Hz.
6. The average period over any 1 µs period of time must be greater than the minimum and less than the maximum
specified period.
7. Measure taken from differential waveform on a component test board. The edge (slew) rate is measured from
–150 mV to +150 mV on the differential waveform. Scope is set to average because the scope sample clock is making
most of the dynamic wiggles along the clock edge. Only valid for Rising clock and Falling CLOCK. Signal must be
monotonic through the Vol to Voh region for Trise and Tfall.
8. Measurement taken from single-ended waveform.
9. Measured with oscilloscope, averaging off, using min max statistics. Variation is the delta between min and max.
10. Measured with oscilloscope, averaging on. The difference between the rising edge rate (average) of clock verses the
falling edge rate (average) of CLOCK.
11. Rise/Fall matching is derived using the following, 2*(Trise – Tfall) / (Trise + Tfall).
12. VHigh is defined as the statistical average High value as obtained by using the Oscilloscope VHigh Math function.
13. VLow is defined as the statistical average Low value as obtained by using the Oscilloscope VLow Math function.
14. Measured at crossing point where the instantaneous voltage value of the rising edge of CLK equals the falling edge of
CLK.
15. This measurement refers to the total variation from the lowest crossing point to the highest, regardless of which edge is
crossing.
16. The crossing point must meet the absolute and relative crossing point specifications simultaneously.
17. Vcross(rel) Min and Max are derived using the following, Vcross(rel) Min = 0.250 + 0.5 (Vhavg – 0.700), Vcross(rel)
Max = 0.550 – 0.5 (0.700 – Vhavg), (see Figures 3–4 for further clarification).
18. Vcross is defined as the total variation of all crossing voltages of Rising CLOCK and Falling CLOCK. This is the
maximum allowed variance in Vcross for any particular system.
19. Overshoot is defined as the absolute value of the maximum voltage.
20. Undershoot is defined as the absolute value of the minimum voltage.
10
Rev. 1.3
Si53119
Table 7. DIF 0.7 V AC Timing Characteristics (Non-Spread Spectrum Mode)1 (Continued)
Parameter
Symbol
CLK 100 MHz, 133 MHz
Min
Typ
Max
Unit
Voltage Low (Typ 0.7 V)3,8,13
VLOW
–150
15
150
mV
Maximum Voltage8
VMAX
—
850
1150
mV
Minimum Voltage
VMIN
–300
—
—
mV
Absolute Crossing Point Voltages3,8,14,15,16
VoxABS
300
450
550
mV
Total Variation of Vcross Over All Edges3,8,18
Total ∆
Vox
—
14
140
mV
Duty Cycle3,4
DC
45
—
55
%
Maximum Voltage (Overshoot)3,8,19
Vovs
—
—
VHigh + 0.3
V
Maximum Voltage (Undershoot)3,8,20
Vuds
—
—
VLow – 0.3
V
Ringback Voltage3,8
Vrb
0.2
—
N/A
V
Notes:
1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
2. This is the time from the valid CLK_IN input clocks and the assertion of the PWRGD signal level at 1.8–2.0 V to the
time that stable clocks are output from the buffer chip (PLL locked).
3. Test configuration is Rs = 33.2 , 2 pF for 100 transmission line; Rs = 27 , 2 pF for 85 transmission line.
4. Measurement taken from differential waveform.
5. Using frequency counter with the measurement interval equal or greater than 0.15 s, target frequencies are
99,750,00 Hz, 133,000,000 Hz.
6. The average period over any 1 µs period of time must be greater than the minimum and less than the maximum
specified period.
7. Measure taken from differential waveform on a component test board. The edge (slew) rate is measured from
–150 mV to +150 mV on the differential waveform. Scope is set to average because the scope sample clock is making
most of the dynamic wiggles along the clock edge. Only valid for Rising clock and Falling CLOCK. Signal must be
monotonic through the Vol to Voh region for Trise and Tfall.
8. Measurement taken from single-ended waveform.
9. Measured with oscilloscope, averaging off, using min max statistics. Variation is the delta between min and max.
10. Measured with oscilloscope, averaging on. The difference between the rising edge rate (average) of clock verses the
falling edge rate (average) of CLOCK.
11. Rise/Fall matching is derived using the following, 2*(Trise – Tfall) / (Trise + Tfall).
12. VHigh is defined as the statistical average High value as obtained by using the Oscilloscope VHigh Math function.
13. VLow is defined as the statistical average Low value as obtained by using the Oscilloscope VLow Math function.
14. Measured at crossing point where the instantaneous voltage value of the rising edge of CLK equals the falling edge of
CLK.
15. This measurement refers to the total variation from the lowest crossing point to the highest, regardless of which edge is
crossing.
16. The crossing point must meet the absolute and relative crossing point specifications simultaneously.
17. Vcross(rel) Min and Max are derived using the following, Vcross(rel) Min = 0.250 + 0.5 (Vhavg – 0.700), Vcross(rel)
Max = 0.550 – 0.5 (0.700 – Vhavg), (see Figures 3–4 for further clarification).
18. Vcross is defined as the total variation of all crossing voltages of Rising CLOCK and Falling CLOCK. This is the
maximum allowed variance in Vcross for any particular system.
19. Overshoot is defined as the absolute value of the maximum voltage.
20. Undershoot is defined as the absolute value of the minimum voltage.
Rev. 1.3
11
S i 5 3 11 9
Table 8. Clock Periods Differential Clock Outputs with SSC Disabled
SSC OFF
Center
Freq, MHz
Measurement Window
1 Clock
–C-C
Jitter
AbsPer
Min
1 µs
0.1 s
–SSC
–ppm
Long
Short
Term
AVG
Term AVG
Min
Min
0.1 s
Unit
0.1 s
1 µs
0 ppm
Period
Nominal
+ppm
+SSC
Long
Short
Term AVG Term AVG
Max
Max
1 Clock
+C-C
Jitter
AbsPer
Max
100.00
9.94900
9.99900
10.00000
10.00100
10.05100
ns
133.33
7.44925
7.49925
7.50000
7.50075
7.55075
ns
Table 9. Clock Periods Differential Clock Outputs with SSC Enabled
SSC ON
Center
Freq, MHz
Measurement Window
1 Clock
–C-C
Jitter
AbsPer
Min
1 µs
0.1 s
–SSC
–ppm
Long
Short
Term
AVG
Term AVG
Min
Min
0.1 s
0.1 s
Unit
1 µs
0 ppm
Period
Nominal
+ppm
+SSC
Long
Short
Term AVG Term AVG
Max
Max
1 Clock
+C-C
Jitter
AbsPer
Max
99.75
9.94906
9.99906
10.02406
10.02506
10.02607
10.05107
10.10107
ns
133.33
7.44930
7.49930
7.51805
7.51880
7.51955
7.53830
7.58830
ns
Table 10. Absolute Maximum Ratings
Parameter
Symbol
Min
Max
Unit
VDD/VDD_A
—
4.6
V
VDD_IO
—
4.6
V
VIH
—
4.6
V
VIL
−0.5
—
V
Storage Temperature1
ts
–65
150
°C
Input ESD protection3
ESD
2000
—
V
3.3 V Core Supply Voltage1
3.3 V I/O Supply Voltage1
3.3 V Input High
Voltage1,2
3.3 V Input Low Voltage1
Notes:
1. Consult manufacturer regarding extended operation in excess of normal dc operating parameters.
2. Maximum VIH is not to exceed maximum VDD.
3. Human body model.
12
Rev. 1.3
Si53119
2. Functional Description
2.1. CLK_IN, CLK_IN
The differential input clock is expected to be sourced from a clock synthesizer or PCH.
2.2. 100M_133M—Frequency Selection
The Si53119 is optimized for lowest phase jitter performance at operating frequencies of 100 and 133 MHz.
100M_133M is a hardware input pin, which programs the appropriate output frequency of the differential outputs.
Note that the CLK_IN frequency must be equal to the CLK_OUT frequency; meaning Si53119 is operated in 1:1
mode only. Frequency selection can be enabled by the 100M_133M hardware pin. An external pull-up or pull-down
resistor is attached to this pin to select the input/output frequency. The functionality is summarized in Table 11.
Table 11. Frequency Program Table
100M_133M
Optimized Frequency (DIF_IN = DIF_x)
0
133.33 MHz
1
100.00 MHz
Note: All differential outputs transition from 100 to 133 MHz or from 133 to 100 MHz in a glitch free manner.
2.3. SA_0, SA_1—Address Selection
SA_0 and SA_1 are tri-level hardware pins, which program the appropriate address for the Si53119. The two trilevel input pins that can configure the device to nine different addresses.
Table 12. SMBUS Address Table
SA_1
SA_0
SMBUS Address
L
L
D8
L
M
DA
L
H
DE
M
L
C2
M
M
C4
M
H
C6
H
L
CA
H
M
CC
H
H
CE
Rev. 1.3
13
S i 5 3 11 9
2.4. CKPWRGD/PWRDN
CKPWRGD is asserted high and deasserted low. Deassertion of PWRGD (pulling the signal low) is equivalent to
indicating a power down condition. CKPWRGD (assertion) is used by the Si53119 to sample initial configurations,
such as frequency select condition and SA selections. After CKPWRGD has been asserted high for the first time,
the pin becomes a PWRDN (Power Down) pin that can be used to shut off all clocks cleanly and instruct the device
to invoke power-saving mode. PWRDN is a completely asynchronous active low input. When entering powersaving mode, PWRDN should be asserted low prior to shutting off the input clock or power to ensure all clocks shut
down in a glitch free manner. When PWRDN is asserted low, all clocks will be disabled prior to turning off the VCO.
When PWRDN is deasserted high, all clocks will start and stop without any abnormal behavior and will meet all ac
and dc parameters.
Note: The assertion and deassertion of PWRDN is absolutely asynchronous.
Warning: Disabling of the CLK_IN input clock prior to assertion of PWRDN is an undefined mode and not recommended. Operation in this mode may result in glitches, excessive frequency shifting, etc.
Table 13. CKPWRGD/PWRDN Functionality
CKPWRGD/
PWRDN
DIF_IN/
DINF_IN#
SMBus
EN bit
DIF-x/
DIF_x#
FBOUT_NC/
FBOUT_NC#
PLL State
0
X
X
Low/Low
Low/Low
OFF
1
Running
0
Low/Low
Running
ON
1
Running
Running
ON
2.4.1. PWRDN Assertion
When PWRDN is sampled low by two consecutive rising edges of DIF, all differential outputs must be held LOW/
LOW on the next DIF high-to-low transition.
PWRDWN
DIF
DIF
Figure 1. PWRDN Assertion
14
Rev. 1.3
Si53119
2.4.2. CKPWRGD Assertion
The powerup latency is to be less than 1.8 ms. This is the time from a valid CLK_IN input clock and the assertion of
the PWRGD signal to the time that stable clocks are output from the device (PLL locked). All differential outputs
stopped in a LOW/LOW condition resulting from power down must be driven high in less than 300 µs of PWRDN
deassertion to a voltage greater than 200 mV.
Tstable
0 and 400 mA current rating.
Figure 11. Schematic Example of the Si53119 Power Filtering
30
Rev. 1.3
Si53119
7. Ordering Guide
Part Number
Package Type
Temperature
Si53119-A01AGM
72-pin QFN
Extended, –40 to 85 C
Si53119-A01AGMR
72-pin QFN—Tape and Reel
Extended, –40 to 85 C
Lead-free
Rev. 1.3
31
S i 5 3 11 9
8. Package Outline
Figure 12 illustrates the package details for the Si53119. Table 27 lists the values for the dimensions shown in the
illustration.
Figure 12. 72-Pin Quad Flat No Lead (QFN) Package
Table 27. Package Dimensions
Dimension
Min
Nom
Max
Dimension
Min
Nom
Max
A
0.80
0.85
0.90
E2
5.90
6.00
6.10
A1
0.00
0.02
0.05
L
0.30
0.40
0.50
b
0.18
0.25
0.30
aaa
0.10
bbb
0.10
ccc
0.08
D
D2
10.00 BSC.
5.90
6.00
6.10
e
0.50 BSC.
ddd
0.10
E
10.00 BSC.
eee
0.05
Notes:
1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to JEDEC outline MO-220
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.
32
Rev. 1.3
Si53119
9. Land Pattern: 72-pin QFN
Figure 13 shows the recommended land pattern details for the Si53119 in a 72-pin QFN package. Table 28 lists the
values for the dimensions shown in the illustration.
Figure 13. 72-pin QFN Land Pattern
Table 28. PCB Land Pattern Dimensions
Dimension
mm
C1
9.90
C2
9.90
E
0.50
X1
0.30
Y1
0.85
X2
6.10
Y2
6.10
Rev. 1.3
33
S i 5 3 11 9
DOCUMENT CHANGE LIST
Revision 0.9 to Revision 1.0
Corrected specs in Table 6, “Phase Jitter,” on
page 8.
Revision 1.0 to Revision 1.1
Updated Features on page 1.
Updated Description on page 1.
Updated specs in Table 6, “Phase Jitter,” on page 8.
Revision 1.1 to Revision 1.2
February 22, 2016
Corrected specs in Table 1, “DC Operating
Characteristics,” on page 4.
Updated operating characteristics in Table 3,
Table 4, and Table 5.
Revision 1.2 to Revision 1.3
November 22, 2017
Removed Gen4 PLL mode jitter spec.
Added Table 25, “Byte 18: PLL Mode Control
Register,” on page 25.
34
Rev. 1.3
ClockBuilder Pro
One-click access to Timing tools,
documentation, software, source
code libraries & more. Available for
Windows and iOS (CBGo only).
www.silabs.com/CBPro
Timing Portfolio
www.silabs.com/timing
SW/HW
Quality
Support and Community
www.silabs.com/CBPro
www.silabs.com/quality
community.silabs.com
Disclaimer
Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or
intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical"
parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes
without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included
information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted
hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of
Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant
personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass
destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.
Trademark Information
Silicon Laboratories Inc.® , Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®,
EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world’s most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®,
Gecko®, ISOmodem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri and others are trademarks or registered
trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other
products or brand names mentioned herein are trademarks of their respective holders.
Silicon Laboratories Inc.
400 West Cesar Chavez
Austin, TX 78701
USA
http://www.silabs.com