SI5350B-A-GUR

Si5350B F ACTORY - P ROGRAMMABLE A NY - F REQUENCY CMOS C L O C K G ENERATOR + V C X O Features         Generates up to 8 non-integer-related frequencies from 8 kHz to 160 MHz Exact frequency synthesis at each output (0 ppm error) Highly linear VCXO gain (kv) Glitchless frequency changes Configurable Spread Spectrum selectable at each output User-configurable control pins: Output Enable (OEB_0/1/2) Power Down (PDN) Frequency Select (FS_0/1) Spread Spectrum Enable (SSEN) Supports static phase offset Rise/fall time control         Operates from a low-cost, fixed frequency AT-cut, non-pullable crystal: 25 or 27 MHz Separate voltage supply pins: Core VDD: 2.5 V or 3.3 V Output VDDO: 2.5 V or 3.3 V Excellent PSRR eliminates external power supply filtering Low output period jitter: 100 ps pp Very low power consumption ( 1 MHz — 2 10 ms Power-Down Time TPD From VDD = VDDmin, CL = 5 pF, fCLKn > 1 MHz — 5 100 ms Output Enable Time TOE From OEB assertion to valid clock output, CL = 5 pF, fCLKn > 1 MHz — — 10 µs Output Frequency Transition Time TFREQ fCLKn > 1 MHz — — 10 µs Spread Spectrum Frequency Deviation SSDEV Down spread –0.5 — –2.5 % Spread Spectrum Modulation Rate SSMOD 30 31.5 33 kHz Power-Up Time *Note: Contact Silicon Labs for VCXO operation at 2.5 V. Table 4. Input Characteristics (VDD = 2.5 V ±10%, or 3.3 V ±10%, TA = –40 to 85 °C) Parameter Symbol Test Condition VC Input Resistance Min Typ Max Units 100 — — k P0-P3 Input Low Voltage VIL-P0-3 –0.1 — 0.3 x VDD V P0-P3 Input High Voltage VIH_P0-3 0.7 x VDD — 3.60 V Rev. 0.9 5 Si5350B Table 5. Output Characteristics (VDD = 2.5 V ±10%, or 3.3 V ±10%, TA = –40 to 85 °C) Parameter Frequency Range Symbol Test Condition FCLK Min Typ Max Units 0.008 — 160 MHz Load Capacitance CL FCLK < 100 MHz — — 15 pF Duty Cycle DC Measured at VDD/2 45 50 55 % Rise/Fall Time tr/tf 20% - 80%, CL = 5 pF 0.5 1 1.5 ns Output High Voltage VOH VDD – 0.6 — — V Output Low Voltage VOL — — 0.6 V Period Jitter JPER — 60 100 ps pk-pk — 60 110 ps pk-pk — 50 90 ps pk — 50 95 ps pk — 3.5 11 ps — 8.5 18.5 ps rms Period Jitter, VCXO JPER_VCXO Cycle-to-Cycle Jitter JCC Cycle-to-Cycle Jitter, VCXO JCC_VCXO RMS Phase Jitter JRMS RMS Phase Jitter JRMS_VCXO Measured over 10k cycles Measured over 10k cycles 12 kHz–20 MHz Table 6. 25 MHz Crystal Requirements1,2 Parameter Symbol Min Typ Max Unit Crystal Frequency fXTAL — 25 — MHz Load Capacitance CL 6 — 12 pF rESR — — 150  dL — — 100 µW Equivalent Series Resistance Crystal Max Drive Level Notes: 1. Crystals which require load capacitances of 6, 8, or 10 pF should use the device’s internal load capacitance for optimum performance. See register 183 bits 7:6. A crystal with a 12 pF load capacitance requirement should use a combination of the internal 10 pF load capacitors in addition to external 2 pF load capacitors. Adding external 2 pF load capacitors can minimize jitter by 20%. 2. Refer to “AN551: Crystal Selection Guide” for more details. 6 Rev. 0.9 Si5350B Table 7. 27 MHz Crystal Requirements1,2 Parameter Symbol Min Typ Max Unit Crystal Frequency fXTAL — 27 — MHz Load Capacitance CL 6 TBD 12 pF Equivalent Series Resistance rESR — — 150  Crystal Max Drive Level Spec dL — — 100 µW Notes: 1. Crystals which require load capacitances of 6, 8, or 10 pF should use the device’s internal load capacitance for optimum performance. See register 183 bits 7:6. A crystal with a 12 pF load capacitance requirement should use a combination of the internal 10 pF load capacitors in addition to external 2 pF load capacitors. Adding external 2 pF load capacitors can minimize jitter by 20%. 2. Refer to “AN551: Crystal Selection Guide” for more details. Table 8. Thermal Characteristics Parameter Thermal Resistance Junction to Ambient Thermal Resistance Junction to Case Symbol Test Condition JA Still Air JC Still Air Package Value Unit 10-MSOP 131 °C/W 24-QSOP 80 °C/W 20-QFN 51 °C/W 10-MSOP 43 °C/W 24-QSOP 31 °C/W 20-QFN 16 °C/W Table 9. Absolute Maximum Ratings Parameter Symbol DC Supply Voltage Input Voltage Temperature Range Test Condition Value Unit VDD_max –0.5 to 3.8 V VIN_P0-3 Pins P0, P1, P2, P3 –0.5 to 3.8 V VIN_VC VC –0.5 to (VDD+0.3) V VIN_XA/ B Pins XA, XB –0.5 to 1.3 V V –55 to 150 °C TJ Note: Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Rev. 0.9 7 Si5350B 2. Typical Application 2.1. Si5350B Replaces Multiple Clocks and XOs The Si5350B is a clock generation device that provides both synchronous and free-running clocks for applications where power, board size, and cost are critical. An application where both free-running and synchronous clocks are required is shown in Figure 1. XA OSC 27 MHz Multi Synth 0 PLL Multi Synth 1 XB Multi Synth 2 VCXO CLK1 48 MHz CLK2 28.322 MHz CLK3 Multi Synth 4 Multi Synth 5 Si5350B 125 MHz Ethernet PHY USB Controller HDMI Port Multi Synth 3 VC CLK0 74.25 MHz CLK4 74.25/1.001 MHz CLK5 24.576 MHz Video/Audio Processor Figure 1. Example of an Si5350B in an Audio/Video Application 2.2. Replacing a Crystal with a Clock The Si5350B can be driven with a clock signal through the XA input pin. VIN = 1 V PP 25/27 MHz XA 0.1 µF XB PLLA Multi Synth 1 OSC PLLB Note: Float the XB input while driving the XA input with a clock Figure 2. Si5350B Driven by a Clock Signal 8 Rev. 0.9 Multi Synth 0 Multi Synth N Si5350B 2.3. HCSL Compatible Outputs The Si5350B can be configured to support HCSL compatible swing when the VDDO of the output pair of interest is set to 2.5 V (i.e., VDDOA must be 2.5 V when using CLK0/1; VDDOB must be 2.5 V for CLK2/3 and so on). The circuit in the figure below must be applied to each of the two clocks used, and one of the clocks in the pair must also be inverted to generate a differential pair. ZO = 70  PLLA Multi Synth 0 0 R1 511  240  OSC PLLB Multi Synth 1 ZO = 70  0 HCSL CLKIN R1 511  240  Multi Synth N R2 R2 Note: The complementary -180 degree out of phase output clock is generated using the INV function Figure 3. Si5350B Output is HCSL Compatible Rev. 0.9 9 Si5350B 3. Functional Description The Si5350B features a high-frequency PLL, a high-frequency VCXO and a high-resolution fractional MultiSynthTM divider on each output. A block diagram of both the 3-output and the 8-output clock generators are shown in Figure 4. Free-running clocks are generated from the on-chip oscillator + PLL, and a separate voltage controlled oscillator (VCXO) is used to generate synchronous clocks. A fixed-frequency non-pullable standard AT-cut crystal provides frequency stability for both the internal oscillator and VCXO. The flexible synthesis architecture of the Si5350B generates up to eight non-integer related frequencies and any combination of free-running and/or synchronous clocks. 10-MSOP XA OSC VDDO VDD MultiSynth 0 F1_0 PLL F2_0 XB R0 CLK0 R1 CLK1 R2 CLK2 FS MultiSynth 1 F1_1 VCXO VC F2_1 FS P0 MultiSynth 2 F1_2 Control Logic F2_2 FS MultiSynth 3 GND VDD 20-QFN, 24-QSOP MultiSynth 0 F1_0 XA OSC PLL F2_0 VDDOA R0 CLK0 FS XB MultiSynth 1 F1_1 VCXO VC F2_1 CLK1 R1 FS MultiSynth 2 F1_2 F2_2 VDDOB R2 CLK2 FS MultiSynth 3 F1_3 F2_3 CLK3 R3 FS MultiSynth 4 F1_4 F2_4 VDDOC R4 CLK4 FS MultiSynth 5 F1_5 P0 P1 P2 F2_5 Control Logic CLK5 R5 FS VDDOD MultiSynth 6 F1_6 P3 R6 CLK6 MultiSynth 7 F1_7 CLK7 R7 GND Figure 4. Block Diagram of the 3 and 8 Output Si5350B Devices 10 Rev. 0.9 Si5350B 4. Configuring the Si5350B The Si5350B is a factory-programmed custom clock generator that is user definable with a simple to use webbased utility (www.silabs.com/ClockBuilder). The ClockBuilder utility provides a simple graphical interface that allows the user to enter input and output frequencies along with other custom features as described in the following sections. All synthesis calculations are automatically performed by ClockBuilder to ensure an optimum configuration. A unique part number is assigned to each custom configuration. 4.1. Crystal Inputs (XA, XB) The Si5350B uses a fixed-frequency non-pullable standard AT-cut crystal as a reference to synthesize its output clocks and to provide the frequency stability for the VCXO. 4.1.1. Crystal Frequency The Si5350B can operate using either a 25 MHz or a 27 MHz crystal. 4.1.2. Internal XTAL Load Capacitors Internal load capacitors (CL) are provided to eliminate the need for external components when connecting a XTAL to the Si5350B. Options for internal load capacitors are 6, 8, or 10 pF. XTALs with alternate load capacitance requirements are supported using external load capacitors < 2 pF as shown in Figure 5. CL CL XA XB Optional additional external load capacitors (< 2 pF) CL CL Optional internal load capacitors 6 pF, 8 pF, 10 pF Figure 5. External XTAL with Optional Load Capacitors 4.2. Output Clocks (CLK0–CLK7) The Si5350B is orderable as a 3-output (10-MSOP) or 8-output (24-QSOP, 20-QFN) clock generator. Output clocks CLK0 to CLK5 can be ordered with two clock frequencies (F1_x, F2_x) which are selectable with the optional frequency select pins (FS0/1). See “4.3.2. Frequency Select (FS_0, FS_1)” for more details on the operation of the frequency select pins. Each output clock can select its reference either from the PLL or from the VCXO. 4.2.1. Output Clock Frequency Outputs can be configured at any frequency from 8 kHz up to 100 MHz. In addition, the device can generate any two non-integer related frequencies up to 160 MHz. See “AN554: Si5350/51 PCB Layout Guide” for details. 4.2.2. .Spread Spectrum Spread spectrum can be enabled on any of the clock outputs that use PLLA as its reference. Spread spectrum is useful for reducing electromagnetic interference (EMI). Enabling spread spectrum on an output clock modulates its frequency, which effectively reduces the overall amplitude of its radiated energy. See AN554 for details. Note that spread spectrum is not available on clocks synchronized to PLLB or to the VCXO. The Si5350B supports several levels of spread spectrum allowing the designer to choose an ideal compromise between system performance and EMI compliance. An optional spread spectrum enable pin (SSEN) is configurable to enable or disable the spread spectrum feature. See “4.3.1. Spread Spectrum Enable (SSEN)” for details. Rev. 0.9 11 Si5350B Reduced Am plitude and EM I Center Frequency Am plitude fc fc No Spread Spectrum D ow n Spread Figure 6. Available Spread Spectrum Profiles 4.2.3. Invert/Non-Invert By default, each of the output clocks are generated in phase (non-inverted) with respect to each other. An option to invert any of the clock outputs is also available. 4.2.4. Output State When Disabled There are up to three output enable pins configurable on the Si5350B as described in “5. Pin Descriptions (20QFN, 24-QSOP)” . The output state when disabled for each of the outputs is configurable as one of the following: disable low, disable high, or disable in high-impedance. 4.2.5. Powering Down Unused Outputs Unused clock outputs can be completely powered down to conserve power. 4.3. Programmable Control Pins (P0–P3) Options Up to four programmable control pins (P0-P3) are configurable allowing direct pin control of the following features: 4.3.1. Spread Spectrum Enable (SSEN) An optional control pin allows disabling the spread spectrum feature for all outputs that were configured with spread spectrum enabled. Hold SSEN low to disable spread spectrum. The SSEN pin provides a convenient method of evaluating the effect of using spread spectrum clocks during EMI compliance testing. 4.3.2. Frequency Select (FS_0, FS_1) The Si5350B offers the option of configuring up to two frequencies per clock output (CLK0-CLK5) for either freerunning or synchronous clocks. This is a useful feature for applications that need to support more than one freerunning or synchronous clock rate on the same output. An example of this is shown in Figure 7. The FS pins select which frequency is generated from the clock output. In this example FS0 select the output frequency on CLK0, and FS1 selects the frequency on CLK1. 27 MHz FS0 Bit Level 0 F1_0: 74.25 MHz 1 F2_0: 74.25 MHz 1.001 FS1 Bit Level XA Free-running Frequency Synchronous Frequency 0 F1_1: 24.576 MHz 1 F2_1: 22.5792 MHz XB FS0 CLK0 Si5350B FS1 Free-running Clock 74.25 MHz 1.001 74.25 MHz or Synchronous Clock CLK1 24.576 MHz or 22.5792 MHz Video/Audio Processor VC Figure 7. Example of Generating Two Clock Frequencies from the Same Clock Output 12 Rev. 0.9 Si5350B Up to two frequency select pins are available on the Si5350B. Each of the frequency select pins can be linked to any of the clock outputs as shown in Figure 8. For example, FS_0 can be linked to control clock frequency selection on CLK0, CLK3, and CLK5; FS_1 can be used to control clock frequency selection on CLK1, CLK2, and CLK4. Any other combination is also possible. The Si5350B uses control circuitry to ensure that frequency changes are glitchless. This ensures that the clock always completes its last cycle before starting a new clock cycle of a different frequency. Customizable FS Control FS FS FS_0 Output Frequency 0 F1_0, F1_3, F1_5 1 F2_0, F2_3, F2_5 FS_0 FS FS FS FS_1 Output Frequency 0 F1_1, F1_2, F1_4 1 F2_1, F2_2, F2_4 FS_1 FS Glitchless Frequency Changes MultiSynth 0 CLK0 MultiSynth 1 CLK1 MultiSynth 2 CLK2 MultiSynth 3 CLK3 MultiSynth 4 CLK4 MultiSynth 5 CLK5 New frequency starts at its leading edge Frequency_A Frequency_B Frequency_A CLKx Cannot be controlled by FS pins Full cycle completes before changing to a new frequency CLK6 CLK7 Figure 8. Example Configuration of a Pin-Controlled Frequency Select (FS) 4.3.3. Output Enable (OEB_0, OEB_1, OEB_2) Up to three output enable pins (OEB_0/1/2) are available on the Si5350B. Similar to the FS pins, each OEB pin can be linked to any of the output clocks. In the example shown in Figure 9, OEB_0 is linked to control CLK0, CLK3, and CLK5; OEB_1 is linked to control CLK6 and CLK7, and OEB_2 is linked to control CLK1, CLK2, CLK4, and CLK5. Any other combination is also possible. If more than one OEB pin is linked to the same CLK output, the pin forcing a disable state will be dominant. Clock outputs are enabled when the OEB pin is held low. The output enable control circuitry ensures glitchless operation by starting the output clock cycle on the first leading edge after OEB is asserted (OEB = low). When OEB is released (OEB = high), the clock is allowed to complete its full clock cycle before going into a disabled state. This is shown in Figure 9. When disabled, the output state is configurable as disabled high, disabled low, or disabled in high-impedance. Customizable OEB Control Glitchless Output Enable CLK0 OEB_0 0 1 Output State CLK Enabled CLK Disabled OEB OEB_0 CLK1 OEB Clock starts on the first leading edge CLK2 OEB OEB_1 0 1 Output State CLK Enabled CLK Disabled Clock continues until cycle is complete CLK3 OEB_1 CLKx OEB CLK4 OEBx OEB CLK5 OEB OEB_2 0 1 Output State CLK Enabled CLK Disabled CLK6 OEB_2 OEB CLK7 OEB Figure 9. Example Configuration of a Pin-Controlled Output Enable Rev. 0.9 13 Si5350B 4.3.4. Power Down (PDN) An optional power down control pin allows a full shutdown of the Si5350B to minimize power consumption when its output clocks are not being used. The Si5350B is in normal operation when the PDN pin is held low and is in power down mode when held high. Power consumption when the device is in power down mode is indicated in Table 2 on page 4. 4.4. Voltage Control Input (VC) The VCXO architecture of the Si5350B eliminates the need for an external pullable crystal. Only a standard, lowcost, fixed-frequency (25 or 27 MHz) AT-cut crystal is required. The tuning range of the VCXO is configurable allowing for a wide variety of applications. Key advantages of the VCXO design in the Si5351 include high linearity, a wide operating range (linear from 10 to 90% of VDD), and reliable startup and operation. Refer to Table 3 on page 5 for VCXO specification details. A unique feature of the Si5350B is its ability to generate multiple output frequencies controlled by the same control voltage applied to the VC pin. This replaces multiple PLLs or VCXOs that would normally be locked to the same reference. An example is illustrated in Figure 10. XA XB Fixed Frequency Crystal (non-pullable) Control Voltage OSC Multi Synth 1 CLK0 VCXO Multi Synth 0 CLK1 Multi Synth 2 CLK2 VC Additional MultiSynths can be added to generate multiple synchronous clocks with different output frequencies Figure 10. Generating One Or More Synchronous Clocks 4.4.1. Control Voltage Gain (kV) The voltage level on the VC pin directly controls the output frequency. The rate of change in output clock frequency (kv) is configurable from 18 ppm/V up to 150 ppm/V. This allows a configurable pull range from ±30 ppm to ±150 ppm @ VDD = 3.3 V as shown in Figure 11. Consult the factory for other pull range values. A key advantage of the VCXO design in the Si5350B is its highly linear tuning range. This allows better control of PLL stability and jitter performance over the entire control voltage range. 14 Rev. 0.9 Si5350B Pull-in Range @ VDD = 3.3 V 1000 750 pm/V 250 p kv = ppm/V kv = 150 /V ppm kv = 6 500 f (ppm) 250 10 0 -10 VDD 2 -250 VDD -500 -750 -1000 VC (Volts) Figure 11. User-definable VCXO Pull Range 4.5. Design Considerations The Si5350B is a self-contained clock generator that requires very few external components. The following general guidelines are recommended to ensure optimum performance. 4.5.1. Power Supply Decoupling/Filtering The Si5350B has built-in power supply filtering circuitry to help keep the number of external components to a minimum. All that is recommended is one 0.1 µF decoupling capacitor per power supply pin. This capacitor should be mounted as close to the VDD and VDDO pins as possible without using vias. 4.5.2. Power Supply Sequencing The VDD and VDDOx (i.e., VDDO0, VDDO1, VDDO2, VDDO3) power supply pins have been separated to allow flexibility in output signal levels. It is important that power is applied to all supply pins (VDD, VDDOx) at the same time. Unused VDDOx pins should be tied to VDD. 4.5.3. External Crystal The external crystal should be mounted as close to the pins as possible using short PCB traces. The XA and XB traces should be kept away from other high-speed signal traces. See “AN551: Crystal Selection Guide” for more details. 4.5.4. External Crystal Load Capacitors The Si5350B provides the option of using internal and external crystal load capacitors. If external load capacitors are used, they should be placed as close to the XA/XB pads as possible. See “AN551: Crystal Selection Guide” for more details. 4.5.5. Unused Pins Unused control pins (P0–P4) should be tied to GND. Unused voltage control pin should be tied to GND. Unused output pins (CLK0–CLK7) should be left floating. 4.5.6. Trace Characteristics The Si5350B features various output current drives ranging from 2 to 8 mA (default). It is recommended to configure the trace characteristics as shown in Figure 12 when an output drive setting of 8 mA is used. Rev. 0.9 15 Si5350B ZO = 85 ohms R = 0 ohms CLK (Optional resistor for EMI management) Length = No Restrictions Figure 12. Recommended Trace Characteristics with 8 mA Drive Strength Setting Note: Jitter is only specified at 6 and 8 mA drive strength. 16 Rev. 0.9 Si5350B 5. Pin Descriptions (20-QFN, 24-QSOP) XA VDDOC CLK5 CLK6 17 16 CLK4 19 15 CLK7 2 14 VDDOD GND PAD P1 5 11 VDDOA CLK2 P3 CLK3 24 CLK6 2 23 CLK7 CLK4 3 22 VDD0D VDD 4 21 CLK0 GND 5 20 CLK1 XA 6 19 GND XB 7 18 VDDOA GND 8 17 GND VC 9 16 VDD0B P0 10 15 CLK2 P1 11 14 CLK3 P2 12 13 P3 VDDOB 10 12 CLK1 1 13 CLK0 9 4 7 P0 8 3 6 VC P2 Pin Name CLK5 VDDOC 1 XB Si5350B 24-QSOP Top View 18 VDD 20 Si5350B 20-QFN Top View Pin Number Pin Type* Function QFN-20 QSOP-24 XA 1 6 I Input pin for external XTAL XB 2 7 I Input pin for external XTAL VC 3 9 I VCXO control voltage input CLK0 13 21 O Output clock 0 CLK1 12 20 O Output clock 1 CLK2 9 15 O Output clock 2 CLK3 8 14 O Output clock 3 CLK4 19 3 O Output clock 4 CLK5 17 1 O Output clock 5 CLK6 16 24 O Output clock 6 CLK7 15 23 O Output clock 7 P0 4 10 I User configurable input pin 0 P1 5 11 I User configurable input pin 1 P2 6 12 I User configurable input pin 2 P3 7 13 I User configurable input pin 3 VDD 20 4 P Core voltage supply pin VDDOA 11 18 P Output voltage supply pin for CLK0 and CLK1 VDDOB 10 16 P Output voltage supply pin for CLK2 and CLK3 VDDOC 18 2 P Output voltage supply pin for CLK4 and CLK5 VDDOD 14 22 P Output voltage supply pin for CLK6 and CLK7 GND Center Pad 5, 8, 17, 19 P Ground *Note: Pin Types: I = Input, O = Output, P = Power. Rev. 0.9 17 Si5350B 6. Pin Descriptions (10-Pin MSOP) Si5350B 10-MSOP Top View Pin Name Pin Number VDD 1 10 CLK0 XA 2 9 CLK1 XB 3 8 GND VC 4 7 VDDO P0 5 6 CLK2 Pin Type* Function MSOP-10 XA 2 I Input pin for external XTAL XB 3 I Input pin for external XTAL Vc 4 I VCXO control voltage input CLK0 10 O Output clock 0 CLK1 9 O Output clock 1 CLK2 6 O Output clock 2 P0 5 I User configurable input pin 0 VDD 1 P Core voltage supply pin VDDO 7 P Output supply pin for CLK0, CLK1, and CLK2 GND 8 P Ground *Note: Pin Types: I = Input, O = Output, P = Power. 18 Rev. 0.9 Si5350B 7. Ordering Information Factory programmed Si5350B devices can be requested using the ClockBuilder web-based utility available at: www.silabs.com/ClockBuilder. A unique part number is assigned to each custom configuration as indicated in Figure 13. Si5350B AXXXXX XX GT - 10-MSOP GM - 20-QFN GU – 24-QSOP A = Product Revision A XXXXX = Unique Custom Code. A five character code will be assigned for each unique custom configuration Figure 13. Custom Clock Part Numbers An evaluation kit containing ClockBuilder Desktop software and hardware allows easy evaluation of the Si5350B. Rev. 0.9 19 Si5350B 8. Package Outline (24-Pin QSOP) Table 10. 24-QSOP Package Dimensions Dimension Min Nom Max A — — 1.75 A1 0.10 — 0.25 b 0.19 — 0.30 c 0.15 — 0.25 D 8.55 8.65 8.75 E E1 6.00 BSC 3.81 3.90 e L 0.635 BSC 0.40 — L2  3.99 1.27 0.25 BSC 0 — aaa 0.10 bbb 0.17 ccc 0.10 8 Notes: 1. All dimensions shown are in millimeters (mm) unless otherwise noted. 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994. 3. This drawing conforms to the JEDEC Solid State Outline MO-137, Variation C. 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components. 20 Rev. 0.9 Si5350B 9. Package Outline (20-Pin QFN)   Table 11. Package Dimensions Dimension Min Nom Max A 0.80 0.85 0.90 A1 0.00 0.02 0.05 b 0.18 0.25 0.30 D D2 4.00 BSC 2.65 2.70 e 0.50 BSC E 4.00 BSC 2.75 E2 2.65 2.70 2.75 L 0.30 0.40 0.50 aaa 0.10 bbb 0.10 ccc 0.08 ddd 0.10 eee 0.10 Notes: 1. 2. 3. 4. All dimensions shown are in millimeters (mm) unless otherwise noted. Dimensioning and Tolerancing per ANSI Y14.5M-1994. This drawing conforms to the JEDEC Outline MO-220, variation VGGD-8. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components. Rev. 0.9 21 Si5350B 10. Package Outline (10-Pin MSOP)   Table 12. 24-QSOP Package Dimensions Dimension A A1 A2 b c D E E1 e L L2 q aaa bbb ccc ddd Min — 0.00 0.75 0.17 0.08 Nom — — 0.85 — — 3.00 BSC 4.90 BSC 3.00 BSC 0.50 BSC 0.60 0.25 BSC — — — — — 0.40 0 — — — — Max 1.10 0.15 0.95 0.33 0.23 0.80 8 0.20 0.25 0.10 0.08 Notes: 1. All dimensions shown are in millimeters (mm) unless otherwise noted. 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994. 3. This drawing conforms to the JEDEC Solid State Outline MO-137, Variation C 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components. 22 Rev. 0.9 Si5350B DOCUMENT CHANGE LIST Revision 0.2 to Revision 0.9  Updated maximum output frequency. Updated kV values in Table 3 on page 5.  Added "2.3. HCSL Compatible Outputs" on page 9.  Updated "4.2.2. .Spread Spectrum" on page 11.  Added "4.5.6. Trace Characteristics" on page 15.  Rev. 0.9 23 Si5350B CONTACT INFORMATION Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032 Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request. The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages. Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders. 24 Rev. 0.9