0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
SP6223EC5-L

SP6223EC5-L

  • 厂商:

    SIPEX(迈凌)

  • 封装:

  • 描述:

    SP6223EC5-L - 50mA and 150mA CMOS Linear Regulators - Sipex Corporation

  • 数据手册
  • 价格&库存
SP6223EC5-L 数据手册
SP6222/SP6223 50mA and 150mA CMOS Linear Regulators FEATURES Very low Dropout Voltage: 200mV typ (150mA load) High Output Setpoint Accuracy of 2% Very low Input Voltages Down to 1.6V Power-saving Shutdown Mode of 150nA (typ) Fast Turn-on (90μs) and Turn-off (90μs) Extremely low Quiescent Current of 14μA (typ) Very Tight Line regulation, 0.2%/V Load Regulation 0.125 mV/mA Thermal Shutdown Protection Low Noise Output, 100μVRMS With 10nF Bypass Fixed or Adjustable Output Versions Available Available in RoHS Compliant, Lead Free Packages: SC70 and SOT23 VOUT ADJ/BYP 5 4 SP6223 5 Pin SC70 1 VIN 2 GND 3 EN APPLICATIONS ■ Cellular Telephones ■ Laptop, Notebooks and Palmtop Computers ■ Battery-Powered Equipment ■ Consumer/ Personal Electronics ■ SMPS Post-Regulator ■ DC-to-DC Modules ■ Medical Devices ■ Data Cable ■ Pagers DESCRIPTION The SP6222 and SP6223 are CMOS LDOs designed to meet a broad range of applications that require accuracy, speed and ease of use. These LDOs offer extremely low quiescent current which only increases slightly under load, thus providing advantages in ground current performance over bipolar LDOs. The LDOs handle an extremely wide load range and guarantee stability with a 1μF ceramic output capacitor. They have excellent low frequency PSRR, not found in other CMOS LDOs and thus offer exceptional Line Regulation. High frequency PSRR is 55dB (typical) at 1kHz. Load Regulation is excellent and temperature stability is comparable to bipolar LDOs. An enable feature is provided on all versions. The SP6222/6223 is available in fixed and adjustable output voltage versions in industry standard SC70 and SOT23 packages. TYPICAL APPLICATION CIRCUIT 3.0V 1uF ENABLE VIN GND EN VOUT 2.5V BYP 10nF 1uF Date: 6/15/06 Rev AB SP6222/6223 50/150mA CMOS Linear Regulators © 2006 Sipex Corporation 1 ABSOLUTE MAXIMUM RATINGS These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability. Supply Input Voltage (VIN) ............................. -2V to 6V Storage Temperature...........................-65°C to +150°C Output Voltage (VOUT) ......................... -0.6V to VIN+1V Junction Temperature (TJ)....................-40°C to +125°C Enable Input Voltage (VEN) ............................ -2V to 7V Lead Temperature (soldering 5s).........................300°C Power Dissipation (PD) .......... Internally Limited, Note 1 ELECTRICAL CHARACTERISTICS Unless otherwise specified: VIN = VOUT + 0.3V to 4.5V, COUT = 1μF ceramic, CIN = 1μF ceramic, IOUT =100μA, TA = 25°C. Bold values apply over the full operating temperature range (-40°C to 125°C). PARAMETER MIN TYP MAX UNITS CONDITIONS Operating Input Voltage Range Note 2 Output Voltage Accuracy Fixed Output Voltage (3.0V version) Fixed Output Voltage (2.5V version) Reference Voltage Line Regulation Load Regulation Thermal Regulation Dropout Voltage (DOV), Note 3 Ground Pin Current 1.6 2.91 2.425 0.873 3.0 2.500 0.9 0.05 0.125 0.005 60 200 14 4.5 2 3 3.09 2.575 0.927 0.2 0.225 V % V V V %/V mV/mA %/ ºC I OUT = 50mA (SP6222) I OUT = 150mA (SP6223) Adjustable version only ΔV OUT (VIN below 4.5V) I OUT = 0.1mA to 50mA (SP6222) I OUT = 0.1mA to 150mA (SP6223) I OUT = 50mA (SP6222) I OUT = 50mA (SP6222) I OUT = 150mA (SP6223) I OUT = 0.1mA 100 300 25 mV μA Note 1. The maximum allowable power dissipation at any TA (ambient temperature) is PD (MAX) = (TJ (MAX)– TA) / θJA. Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the regulator will go into thermal shutdown. The θJA of the SP6222/23 (SC-70-5) is 330°C/W mounted on a PC board with minimum copper area (see “Thermal Considerations” section for further details). Note 2. Minimum VIN must meet 2 conditions: VIN >1.6V and VIN > {VOUT + DOV} Note 3. Dropout Voltage DOV is defined as the input to output differential at which the output voltage drops 2% below its nominal value measured at 1V differential. The DOV specification is not applicable to output voltages less than 2.7V. Date: 6/15/06 Rev AB SP6222/6223 50/150mA CMOS Linear Regulators © 2006 Sipex Corporation 2 ELECTRICAL CHARACTERISTICS Unless otherwise specified: VIN = VOUT + 0.3V to 4.5V, COUT = 1μF ceramic, CIN = 1μF ceramic, IOUT =100μA, TA = 25°C. Bold values apply over the full operating temperature range (-40°C to 125°C). PARAMETER MIN TYP 0.150 MAX Units CONDITIONS Shutdown Supply Current @ 25ºC Shutdown Supply Current @ 125ºC Thermal Shutdown Die Temperature Thermal Shutdown Hysteresis Power Supply Rejection Ratio 125 1 5 μA μA ºC ºC dB V EN < 0.4V (shutdown), V SUPPLY = 1.6V V EN < 0.4V (shutdown), V SUPPLY = 1.6V Regulator turns off Regulator turns on again @ 150ºC f ≤ 1kHz IOUT = 0.1mA, CBYP = 0nF, VOUT =3.0V 150 15 -55 800 550 175 Output Noise Voltage 150 100 Wake-up time (T ON) from Shutdown Turn-off time (T OFF) into Shutdown Enable input logic low voltage Enable input logic high voltage 1.6 90 90 200 140 0.4 μVRMS IOUT = 50mA, CBYP = 0nF, VOUT =3.0V IOUT = 0.1mA, CBYP = 10nF, VOUT=3.0V IOUT = 50mA, CBYP = 10nF, VOUT =3.0V μs μs V V V IN ≥ 1.6V, I OUT = 30mA IOUT = 0.1mA, VIN ≥ 1.6V Regulator shutdown Regulator enabled PIN DESCRIPTION Pin Number Pin Name 5 pin SC-70 1 2 3 4 (Fixed) 4 (Adjustable) 5 pin SOT23 1 2 3 4 (Fixed) 4 (Adjustable) Description VIN GND EN BYP ADJ VOUT Date: 6/15/06 Rev AB Power supply input. Connect a 1uF decoupling capacitor next to this pin. Ground Pin. Enable/Shutdown (Logic high = enable, logic low = shutdown) Reference bypass input for ultra-quite operation. Connecting 10nF capacitor from this pin to ground reduces output noise Adjustable regulator feedback input. Connect to a resistive voltage-divider network. Output voltage of the linear regulator. Connect a 1uF or larger capacitor from this pin to ground. © 2006 Sipex Corporation 5 5 SP6222/6223 50/150mA CMOS Linear Regulators 3 APPLICATION INFORMATION General Overview Input / Output Capacitor The SP6222 and SP6223 are CMOS LDOs designed to meet a broad range of low voltage applications that require accuracy and ease of use. The SP6222 offers a 50mA output current while the SP6223 offers an output current of 150mA. The SP6222 is available in a 2.5V or 3.0V fixed output along with an adjustable output version. The SP6223 is offered in an adjustable output only. These LDOs have a minimum input voltage of only 1.6V and a maximum input voltage of 4.5V. The output voltage can be programmed to as low as 0.9V and have a maximum dropout voltage rating of 100mV for the SP6222 and 300mV for the SP6223. Both devices are equipped with an enable (EN) input for very low current (10nA typical) shutdown mode. The SP6222/6223 is designed to operate using very small ceramic capacitors. The minimum input and output capacitor value for stable operation is 1.0 μ F. The output capacitor value may be increased without limit to improve transient response. Place these capacitors as close as possible to the device. Bypass (BYP) Capacitor Enable / Shutdown Operation The fixed output versions offer a BYP pin to decouple the bandgap reference. Connecting an external 10nF capacitor from BYP to GND can reduce output noise. If output noise is not a concern the BYP pin may be left open. When a bypass capacitor is used the turn on time is slower. See the following turn on time plots for various BYP capacitor values. The adjustable output version does not offer this BYP input. Adjustable Regulator The SP6222/6223 is turned on by providing 1.6V or greater to the EN pin. To place the device into shutdown pull the EN pin below 0.4V. If this feature is not required connect EN to input supply to always enable the device whenever power is applied. The output of the device can be programmed to a specific voltage by using two external resistors connected to the ADJ pin (see Typical Application Circuit for Adjustable output). The resistors set Date: 6/15/06 Rev AB SP6222/6223 50/150mA CMOS Linear Regulators © 2006 Sipex Corporation 4 APPLICATION INFORMATION the output voltage based on the following equation: VOUT = VREF *(R1/R2 + 1) Resistor values are not critical because the ADJ (adjust) pin has a high impedance, but for best performance use resistor values of 470KΩ or less. The actual power dissipation of the regulator circuit can be determined by using the simplified equation: PD = (VIN – VOUT) * IOUT To prevent the device from entering thermal shutdown, maximum power dissipation cannot be exceeded. Layout Considerations Thermal Considerations The SP6222/6223 is designed to provide 50mA -150mA of continuous current in a tiny package. Maximum power dissipation can be calculated based on the output current and the voltage drop across the part. To determine the maximum power dissipation of the package, use the junction-to-ambient thermal resistance of the device and the following equation: PD(MAX) = (TJ(max) – TA) / θJA T J(max) i s the maximum junction temperature of the die and is 125oC. TA is the ambient temperature. θJA is the junction-to-ambient thermal resistance of the package. The SOT23 package has a θJA of approximately 191oC/W and the SC70 package has a θJA of approximately 330oC/W. The primary path of heat conduction out of the package is via the package leads. Therefore, careful consideration must be taken into account for optimizing layout. 1. Attaching the part to a large copper footprint will enable better heat transfer from the device, especially where there are internal ground and power planes. 2. Place the input and output capacitors close to the device for optimal transient response and device behavior. 3. Connect all ground connections directly to the ground plane. In case there is no ground plane, connect to a common ground point before connecting to board ground. Date: 6/15/06 Rev AB SP6222/6223 50/150mA CMOS Linear Regulators © 2006 Sipex Corporation 5 APPLICATION INFORMATION SP6223 1.2Vout fixed Cin = Cout = 1.0uF Cer Iout = 100uA to 150mA Vout Load Transient Response, 100μA to 150mA, Vin = 1.6V Iout @ 100mA/div SP6223 1.2Vout fixed Cin = Cout = 1.0uF Cer Iout = 100uA to 150mA Vout Load Transient Response, 100μA to 150mA, Vin = 3.3V Iout @ 100mA/div SP6223 1.2Vout fixed Cin = Cout = 1.0uF Cer Iout = 100uA to 100mA Vout Load Transient Response, 100μA to 100mA, Vin = 1.6V Iout @ 100mA/div SP6223 1.2Vout fixed Cin = Cout = 1.0uF Cer Iout = 100uA to 100mA Vout Load Transient Response, 100μA to 100mA, Vin = 3.3V Iout @ 100mA/div Date: 6/15/06 Rev AB SP6222/6223 50/150mA CMOS Linear Regulators © 2006 Sipex Corporation 6 APPLICATION INFORMATION SP6223 1.2Vout fixed Cin = Cout = 1.0uF Cer Iout = 100uA to 50mA Vout Load Transient Response, 100μ A to 50mA, Vin = 1.6V Iout @ 100mA/div SP6223 1.2Vout fixed Cin = Cout = 1.0uF Cer Iout = 100uA to 50mA Vout Load Transient Response, 100μ A to 50mA, Vin = 3.3V Iout @ 100mA/div Enable SP6222 2.5V fixed Vin = 3.0V, Iout = 10mA Cbyp = open Turn on time, Vin = 3.0V, Iout = 10mA, CBYP = Open Vout Enable SP6222 2.5V fixed Vin = 3.0V, Iout = 50mA Cbyp = open Turn on time, Vin = 3.0V, Iout = 50mA, CBYP = Open Vout Date: 6/15/06 Rev AB SP6222/6223 50/150mA CMOS Linear Regulators © 2006 Sipex Corporation 7 APPLICATION INFORMATION Enable SP6222 2.5V fixed Vin = 3.0V, Iout = 10mA Cbyp = 1nF Turn on time, Vin = 3.0V, Iout = 10mA, CBYP = 1nF Vout Enable SP6222 2.5V fixed Vin = 3.0V, Iout = 50mA Cbyp = 1nF Turn on time, Vin = 3.0V, Iout = 50mA, CBYP = 1nF Vout Enable SP6222 2.5V fixed Vin = 3.0V, Iout = 10mA Cbyp = 10nF Turn on time, Vin = 3.0V, Iout = 10mA, CBYP = 10nF Vout Enable SP6222 2.5V fixed Vin = 3.0V, Iout = 50mA Cbyp = 10nF Turn on time, Vin = 3.0V, Iout = 50mA, CBYP = 10nF Vout Date: 6/15/06 Rev AB SP6222/6223 50/150mA CMOS Linear Regulators © 2006 Sipex Corporation 8 APPLICATION INFORMATION Enable SP6222 2.5V fixed Vin = 3.0V, Iout = 10mA Cbyp = 100nF Turn on time, Vin = 3.0V, Iout = 10mA, CBYP = 100nF Vout Enable SP6222 2.5V fixed Vin = 3.0V, Iout = 50mA Cbyp = 100nF Vout Turn on time, Vin = 3.0V, Iout = 50mA, CBYP = 100nF 900 800 Noise (uVrms) 6222 3.0V output noise 700 600 500 400 300 200 100 0 1 10 100 1000 10000 10000 0 100uA 10mA 50mA SP6222 3.0V Output Noise vs. CBYP Bypass Cap (pF) Date: 6/15/06 Rev AB SP6222/6223 50/150mA CMOS Linear Regulators © 2006 Sipex Corporation 9 APPLICATION INFORMATION SP6222 3.0Vout PSRR 100uA, 4.5 Vin Cbyp-10nF 20 10 0 -10 -20 -30 -40 -50 -60 -70 -80 10 100 1000 10000 100000 1000000 10000000 PSRR (db) Frequency (Hz) SP6222 3.0Vout PSRR 10mA, 4.5Vin, Cbyp-10nF 20 10 0 -10 -20 -30 -40 -50 -60 -70 -80 10 100 1000 10000 100000 1000000 10000000 PSRR (db) Frequency (Hz) Date: 6/15/06 Rev AB SP6222/6223 50/150mA CMOS Linear Regulators © 2006 Sipex Corporation 10 APPLICATION INFORMATION SP6222 3.0Vout PSRR 50mA, 4.5Vin Cbyp-10nF 20 10 0 -10 -20 -30 -40 -50 -60 -70 -80 10 100 1000 10000 100000 1000000 10000000 PSRR (db) Frequency (Hz) Date: 6/15/06 Rev AB SP6222/6223 50/150mA CMOS Linear Regulators © 2006 Sipex Corporation 11 PACKAGE: 5 PIN SC-70 D/2 e1 5 D 4 SIDE VIEW E/2 A E A1 Seating Plane A2 E1/2 E1 1 2 3 (L1) Pin1 Designator to be within this INDEX AREA (D/2 x E1/2) e TOP VIEW b ø1 FRONT VIEW Gauge Plane R1 R L2 ø L Seating Plane ø1 c 5 Pin SC-70 SYMBOL JEDEC MO-203 Variation AA Dimensions in Millimeters: Controlling Dimension MIN 0.00 0.70 0.08 NOM MAX 1.10 0.10 0.90 1.00 0.22 2.00 BSC 2.10 BSC 1.25 BSC 0.26 0.36 0.46 0.42 REF 0.15 BSC 0.10 0.10 0.25 0˚ 4º 8º 4˚ 12º 0.15 0.30 0.65 BSC 1.30 BSC SIPEX Pkg Signoff Date/Rev: A A1 A2 c D E E1 L L1 L2 R R1 Ø Ø1 b e e1 Dimensions in Inches Conversion Factor: 1 Inch = 25.40 mm MIN NOM MAX 0.043 0.000 0.004 0.028 0.036 0.039 0.004 0.009 0.079 BSC 0.083 BSC 0.049 BSC 0.011 0.014 0.018 0.017 REF 0.006 BSC 0.004 0.004 0.010 0˚ 4º 8º 4˚ 12º 0.006 0.012 0.026 BSC 0.051 BSC JL Oct3-05 / Rev A Date: 6/15/06 Rev AB SP6222/6223 50/150mA CMOS Linear Regulators © 2006 Sipex Corporation 12 PACKAGE: 5 PIN SOT-23 D/2 e1 5 D 4 SIDE VIEW E/2 E A A2 Seating Plane E1/2 E1 A1 1 2 3 (L1) Pin1 Designator to be within this INDEX AREA (D/2 x E1/2) e TOP VIEW b FRONT VIEW ø1 Gauge Plane L2 ø L Seating Plane ø1 R1 R c 5 Pin SOT-23 SYMBOL JEDEC MO-178 Variation AA Dimensions in Inches Conversion Factor: 1 Inch = 25.40 mm NOM 0.045 0.115 BSC 0.111 BSC 0.063 BSC 0.012 0.018 0.024 REF 0.010 BSC 0.004 0.004 0º 4º 5º 10º 0.012 0.038 BSC 0.075 BSC JL Oct3-05 / Rev A MIN 0.000 0.036 0.004 MAX 0.057 0.006 0.051 0.009 Dimensions in Millimeters: Controlling Dimension MIN 0.00 0.90 0.08 A A1 A2 c D E E1 L L1 L2 R R1 Ø ø1 NOM MAX 1.45 0.15 1.15 1.30 0.22 2.90 BSC 2.80 BSC 1.60 BSC 0.30 0.45 0.60 0.60 REF 0.25 BSC 0.10 0.10 0.25 0º 4º 8º 5º 10º 15º b 0.30 0.50 e 0.95 BSC 1.90 BSC e1 SIPEX Pkg Signoff Date/Rev: 0.024 0.010 8º 15º 0.020 Date: 6/15/06 Rev AB SP6222/6223 50/150mA CMOS Linear Regulators © 2006 Sipex Corporation 13 ORDERING INFORMATION Part Number Temperature Range Voltage Option Package Type Pin Pin Pin Pin Pin Pin SC70 SC70 SC70 SC70 SC70 SC70 SP6222EC5-2-5-L ..... ... ........... -40˚C to +125˚C SP6222EC5-2-5-L/TR ............... -40˚C to +125˚C SP6222EC5-3-0-L ..................... -40˚C to +125˚C SP6222EC5-3-0-L/TR ............... -40˚C to +125˚C SP6222EC5-L ........................... -40˚C to +125˚C SP6222EC5-L/TR ..................... -40˚C to +125˚C SP6222EK-2-5-L ....................... -40˚C to +125˚C SP6222EK-2-5-L/TR ................. -40˚C to +125˚C SP6222EK-3-0-L ....................... -40˚C to +125˚C SP6222EK-3-0-L/TR. ................ -40˚C to +125˚C SP6222EK-L ............................. -40˚C to +125˚C SP6222EK-L/TR ....................... -40˚C to +125˚C ................ 2.5V .......... (Lead Free) 5 ................ 2.5V ........... (Lead Free) 5 ................ 3.0V .......... (Lead Free) 5 ................ 3.0V ........... (Lead Free) 5 ................ ADJ ........... (Lead Free) 5 ................ ADJ .......... (Lead Free) 5 ................ 2.5V .......... ................ 2.5V .......... ................ 3.0V .......... ................ 3.0V .......... ................ ADJ .......... ................ ADJ .......... (Lead Free) 5 Pin SOT-23 (Lead Free) 5 Pin SOT-23 (Lead Free) 5 Pin SOT-23 (Lead Free) 5 Pin SOT-23 (Lead Free) 5 Pin SOT-23 (Lead Free) 5 Pin SOT-23 SP6223EC5-L ........................... -40˚C to +125˚C ................ ADJ ........... (Lead Free) 5 Pin SC70 SP6223EC5-L/TR ... ....... ......... -40˚C to +125˚C ................ ADJ .......... (Lead Free) 5 Pin SC70 SP6223EK-L ............................. -40˚C to +125˚C ................ ADJ .......... (Lead Free) 5 Pin SOT-23 SP6223EK-L/TR ....................... -40˚C to +125˚C ................ ADJ .......... (Lead Free) 5 Pin SOT-23 Available in lead free packaging only. /TR = Tape and Reel Pack quantity is 3,000 for SC-70 and 2,500 for SOT-23. Sipex Corporation Headquarters and Sales Office 233 South Hillview Drive Milpitas, CA 95035 TEL: (408) 934-7500 FAX: (408) 935-7600 Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Date: 6/15/06 Rev AB SP6222/6223 50/150mA CMOS Linear Regulators © 2006 Sipex Corporation 14
SP6223EC5-L 价格&库存

很抱歉,暂时无法提供与“SP6223EC5-L”相匹配的价格&库存,您可以联系我们找货

免费人工找货